diff options
author | PikalaxALT <pikalaxalt@gmail.com> | 2020-06-05 13:28:02 -0400 |
---|---|---|
committer | PikalaxALT <pikalaxalt@gmail.com> | 2020-06-05 13:28:02 -0400 |
commit | 60c9307cae1c4e5ca18c90181fe0a227db95562a (patch) | |
tree | 48852e434188ddd2d2954bcde7ae59a50ef2da8e /arm7/lib/src | |
parent | 6c31958c9daa124877b31cf8456a890d3c736bc1 (diff) | |
parent | 9595aa2bee8b1c87342cf20cff10c2675aa1006f (diff) |
Merge branch 'master' of github.com:martmists/pokediamond into pikalax_work
Diffstat (limited to 'arm7/lib/src')
-rw-r--r-- | arm7/lib/src/OS_system.c | 65 |
1 files changed, 65 insertions, 0 deletions
diff --git a/arm7/lib/src/OS_system.c b/arm7/lib/src/OS_system.c new file mode 100644 index 00000000..120eddbf --- /dev/null +++ b/arm7/lib/src/OS_system.c @@ -0,0 +1,65 @@ +#include "function_target.h" +#include "OS_system.h" + +#pragma optimize_for_size on + +extern void FUN_037F8CB4(s32 count); + +ARM_FUNC asm OSIntrMode OS_EnableInterrupts(void) +{ + mrs r0, CPSR + bic r1, r0, #HW_PSR_DISABLE_IRQ + msr CPSR_c, r1 + and r0, r0, #HW_PSR_DISABLE_IRQ + bx lr +} + +ARM_FUNC asm OSIntrMode OS_DisableInterrupts(void) +{ + mrs r0, CPSR + orr r1, r0, #HW_PSR_DISABLE_IRQ + msr CPSR_c, r1 + and r0, r0, #HW_PSR_DISABLE_IRQ + bx lr +} + +ARM_FUNC asm OSIntrMode OS_RestoreInterrupts(register OSIntrMode state) +{ + mrs r1, CPSR + bic r2, r1, #HW_PSR_DISABLE_IRQ + orr r2, r2, r0 + msr CPSR_c, r2 + and r0, r1, #HW_PSR_DISABLE_IRQ + bx lr +} + +ARM_FUNC asm OSIntrMode OS_DisableInterrupts_IrqAndFiq(void) +{ + mrs r0, CPSR + orr r1, r0, #HW_PSR_DISABLE_IRQ_FIQ + msr CPSR_c, r1 + and r0, r0, #HW_PSR_DISABLE_IRQ_FIQ + bx lr +} + +ARM_FUNC asm OSIntrMode OS_RestoreInterrupts_IrqAndFiq(register OSIntrMode state) +{ + mrs r1, CPSR + bic r2, r1, #HW_PSR_DISABLE_IRQ_FIQ + orr r2, r2, r0 + msr CPSR_c, r2 + and r0, r1, #HW_PSR_DISABLE_IRQ_FIQ + bx lr +} + +ARM_FUNC asm OSProcMode OS_GetProcMode(void) +{ + mrs r0, CPSR + and r0, r0, #HW_PSR_CPU_MODE_MASK + bx lr +} + +ARM_FUNC void OS_SpinWait(u32 cycle) +{ + FUN_037F8CB4((s32)cycle / 4); +} |