summaryrefslogtreecommitdiff
path: root/arm9/modules/82
diff options
context:
space:
mode:
authorPikalaxALT <pikalaxalt@gmail.com>2020-08-22 11:23:07 -0400
committerPikalaxALT <pikalaxalt@gmail.com>2020-08-22 11:23:07 -0400
commitc95859dace4cddd46bb36f3e3589f7d14b67c49f (patch)
treefdbeb576cccabbbc673f7402bc14784c67d31e55 /arm9/modules/82
parentf78d404d3212f2148af5ca9974e4db6daec66e89 (diff)
script_buffers.c; unk_020286F8.c
Diffstat (limited to 'arm9/modules/82')
-rw-r--r--arm9/modules/82/asm/module_82.s14
1 files changed, 7 insertions, 7 deletions
diff --git a/arm9/modules/82/asm/module_82.s b/arm9/modules/82/asm/module_82.s
index 07328905..4e09a3ed 100644
--- a/arm9/modules/82/asm/module_82.s
+++ b/arm9/modules/82/asm/module_82.s
@@ -667,7 +667,7 @@ _0222DA48:
mov r0, #0xb
mov r1, #0x20
mov r2, #0x44
- bl FUN_0200AA90
+ bl ScrStrBufs_new_custom
ldr r1, _0222DB64 ; =0x00000B78
ldr r2, _0222DB68 ; =0x0000024E
str r0, [r4, r1]
@@ -875,7 +875,7 @@ MOD82_0222DC50: ; 0x0222DC50
bl DestroyMsgData
ldr r0, _0222DCC0 ; =0x00000B78
ldr r0, [r4, r0]
- bl FUN_0200AB18
+ bl ScrStrBufs_delete
add r0, r4, #0
bl MOD82_0222DD20
bl FUN_0202E4F0
@@ -2679,7 +2679,7 @@ MOD82_0222EAA4: ; 0x0222EAA4
ldr r0, [r4, r0]
mov r1, #0
mov r3, #3
- bl FUN_0200AD38
+ bl BufferIntegerAsString
mov r3, #2
str r3, [sp]
mov r1, #1
@@ -2687,7 +2687,7 @@ MOD82_0222EAA4: ; 0x0222EAA4
ldr r0, _0222EB00 ; =0x00000B78
ldr r2, [r4, #0x3c]
ldr r0, [r4, r0]
- bl FUN_0200AD38
+ bl BufferIntegerAsString
ldr r0, _0222EB04 ; =0x00000F0F
mov r2, #1
str r0, [sp]
@@ -3397,7 +3397,7 @@ MOD82_0222F048: ; 0x0222F048
ldr r0, [r4, r0]
mov r1, #0
mov r3, #3
- bl FUN_0200AD38
+ bl BufferIntegerAsString
mov r3, #2
str r3, [sp]
mov r1, #1
@@ -3405,7 +3405,7 @@ MOD82_0222F048: ; 0x0222F048
ldr r0, _0222F09C ; =0x00000B78
ldr r2, [r4, #0x3c]
ldr r0, [r4, r0]
- bl FUN_0200AD38
+ bl BufferIntegerAsString
ldr r0, _0222F0A0 ; =0x00000F0F
mov r2, #1
str r0, [sp]
@@ -4427,7 +4427,7 @@ _0222F7D2:
mov r1, #0
ldr r0, [r5, r0]
mov r3, #5
- bl FUN_0200AD38
+ bl BufferIntegerAsString
mov r0, #0x36
lsl r0, r0, #6
add r0, r5, r0