1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
|
.include "asm/macros.inc"
.include "global.inc"
.section .text
arm_func_start FUN_0380428C
FUN_0380428C: ;@ 0x0380428C
stmfd sp!, {lr}
sub sp, sp, #4
add r0, sp, #0
bl NVRAM_ReadStatusRegister
ldrh r1, [sp]
ands r0, r1, #1
movne r0, #0
bne _038042B8
ands r0, r1, #2
movne r0, #1
moveq r0, #0
_038042B8:
add sp, sp, #4
ldmia sp!, {lr}
bx lr
arm_func_start FUN_038042C4
FUN_038042C4: ;@ 0x038042C4
stmfd sp!, {lr}
sub sp, sp, #4
add r0, sp, #0
bl NVRAM_ReadStatusRegister
ldrh r0, [sp]
ands r0, r0, #1
moveq r0, #1
movne r0, #0
add sp, sp, #4
ldmia sp!, {lr}
bx lr
arm_func_start NVRAM_ExecuteProcess
NVRAM_ExecuteProcess: ;@ 0x038042F0
stmdb sp!, {r4, r5, lr}
sub sp, sp, #4
mov r4, r0
bl OS_DisableInterrupts
mov r5, r0
mov r0, #1
bl SPIi_CheckException
cmp r0, #0
bne _03804334
mov r0, r5
bl OS_RestoreInterrupts
ldr r0, [r4, #4]
mov r0, r0, lsl #16
mov r0, r0, lsr #16
mov r1, #4
bl SPIi_ReturnResult
b _038045C0
_03804334:
mov r0, #1
bl SPIi_GetException
mov r0, r5
bl OS_RestoreInterrupts
ldr r0, [r4, #4]
sub r0, r0, #32
cmp r0, #13
addls pc, pc, r0, lsl #2
b _03804584
b _03804390
b _03804398
b _038043A0
b _038043AC
b _038043EC
b _0380442C
b _03804474
b _038044BC
b _038044F4
b _0380452C
b _03804534
b _0380453C
b _03804570
b _0380457C
_03804390:
bl NVRAM_WriteEnable
b _038045A4
_03804398:
bl NVRAM_WriteDisable
b _038045A4
_038043A0:
ldr r0, [r4, #16]
bl NVRAM_ReadStatusRegister
b _038045A4
_038043AC:
bl FUN_038042C4
cmp r0, #0
bne _038043D8
ldr r0, [r4, #4]
mov r0, r0, lsl #16
mov r0, r0, lsr #16
mov r1, #3
bl SPIi_ReturnResult
mov r0, #1
bl SPIi_ReleaseException
b _038045C0
_038043D8:
ldr r0, [r4, #8]
ldr r1, [r4, #12]
ldr r2, [r4, #16]
bl NVRAM_ReadDataBytes
b _038045A4
_038043EC:
bl FUN_038042C4
cmp r0, #0
bne _03804418
ldr r0, [r4, #4]
mov r0, r0, lsl #16
mov r0, r0, lsr #16
mov r1, #3
bl SPIi_ReturnResult
mov r0, #1
bl SPIi_ReleaseException
b _038045C0
_03804418:
ldr r0, [r4, #8]
ldr r1, [r4, #12]
ldr r2, [r4, #16]
bl NVRAM_ReadDataBytesAtHigherSpeed
b _038045A4
_0380442C:
bl FUN_0380428C
cmp r0, #0
bne _03804458
ldr r0, [r4, #4]
mov r0, r0, lsl #16
mov r0, r0, lsr #16
mov r1, #3
bl SPIi_ReturnResult
mov r0, #1
bl SPIi_ReleaseException
b _038045C0
_03804458:
ldr r0, [r4, #8]
ldr r1, [r4, #12]
mov r1, r1, lsl #16
mov r1, r1, lsr #16
ldr r2, [r4, #16]
bl NVRAM_PageWrite
b _038045A4
_03804474:
bl FUN_0380428C
cmp r0, #0
bne _038044A0
ldr r0, [r4, #4]
mov r0, r0, lsl #16
mov r0, r0, lsr #16
mov r1, #3
bl SPIi_ReturnResult
mov r0, #1
bl SPIi_ReleaseException
b _038045C0
_038044A0:
ldr r0, [r4, #8]
ldr r1, [r4, #12]
mov r1, r1, lsl #16
mov r1, r1, lsr #16
ldr r2, [r4, #16]
bl NVRAM_PageProgram
b _038045A4
_038044BC:
bl FUN_0380428C
cmp r0, #0
bne _038044E8
ldr r0, [r4, #4]
mov r0, r0, lsl #16
mov r0, r0, lsr #16
mov r1, #3
bl SPIi_ReturnResult
mov r0, #1
bl SPIi_ReleaseException
b _038045C0
_038044E8:
ldr r0, [r4, #8]
bl NVRAM_PageErase
b _038045A4
_038044F4:
bl FUN_0380428C
cmp r0, #0
bne _03804520
ldr r0, [r4, #4]
mov r0, r0, lsl #16
mov r0, r0, lsr #16
mov r1, #3
bl SPIi_ReturnResult
mov r0, #1
bl SPIi_ReleaseException
b _038045C0
_03804520:
ldr r0, [r4, #8]
bl NVRAM_SectorErase
b _038045A4
_0380452C:
bl NVRAM_DeepPowerDown
b _038045A4
_03804534:
bl NVRAM_ReleaseFromDeepPowerDown
b _038045A4
_0380453C:
bl FUN_0380428C
cmp r0, #0
bne _03804568
ldr r0, [r4, #4]
mov r0, r0, lsl #16
mov r0, r0, lsr #16
mov r1, #3
bl SPIi_ReturnResult
mov r0, #1
bl SPIi_ReleaseException
b _038045C0
_03804568:
bl NVRAM_ChipErase
b _038045A4
_03804570:
ldr r0, [r4, #16]
bl NVRAM_ReadSiliconId
b _038045A4
_0380457C:
bl NVRAM_SoftwareReset
b _038045A4
_03804584:
mov r0, #1
bl SPIi_ReleaseException
ldr r0, [r4, #4]
mov r0, r0, lsl #16
mov r0, r0, lsr #16
mov r1, #1
bl SPIi_ReturnResult
b _038045C0
_038045A4:
ldr r0, [r4, #4]
mov r0, r0, lsl #16
mov r0, r0, lsr #16
mov r1, #0
bl SPIi_ReturnResult
mov r0, #1
bl SPIi_ReleaseException
_038045C0:
add sp, sp, #4
ldmia sp!, {r4, r5, lr}
bx lr
arm_func_start NVRAM_AnalyzeCommand
NVRAM_AnalyzeCommand: ;@ 0x038045CC
stmdb sp!, {r4, r5, lr}
sub sp, sp, #12
ands r1, r0, #33554432 ;@ 0x2000000
beq _038045FC
mov r5, #0
mov lr, r5
ldr r1, _0380476C ;@ =_0380A018
_038045E8:
mov r4, r5, lsl #1
strh lr, [r1, r4]
add r5, r5, #1
cmp r5, #16
blt _038045E8
_038045FC:
and r1, r0, #983040 ;@ 0xf0000
mov r1, r1, lsr #16
mov r4, r1, lsl #1
ldr r1, _0380476C ;@ =_0380A018
strh r0, [r1, r4]
ands r0, r0, #16777216 ;@ 0x1000000
beq _03804760
ldrh r0, [r1]
and r4, r0, #65280 ;@ 0xff00
mov r4, r4, lsl #8
mov r4, r4, lsr #16
sub lr, r4, #34 ;@ 0x22
cmp lr, #10
addls pc, pc, lr, lsl #2
b _03804734
b _03804664
b _038046A0
b _038046A0
b _038046E8
b _038046E8
b _03804728
b _03804728
b _03804734
b _03804734
b _03804734
b _03804664
_03804664:
ldrh ip, [r1, #4]
and lr, ip, #65280 ;@ 0xff00
and r0, r0, #255 ;@ 0xff
mov ip, r0, lsl #24
ldrh r0, [r1, #2]
orr r0, ip, r0, lsl #8
orr ip, r0, lr, lsr #8
cmp ip, #33554432 ;@ 0x2000000
bcc _03804690
cmp ip, #41943040 ;@ 0x2800000
bcc _03804734
_03804690:
mov r0, r4
mov r1, #2
bl SPIi_ReturnResult
b _03804760
_038046A0:
ldrh r3, [r1, #8]
ldrh r2, [r1, #10]
orr ip, r2, r3, lsl #16
cmp ip, #33554432 ;@ 0x2000000
bcc _038046BC
cmp ip, #41943040 ;@ 0x2800000
bcc _038046CC
_038046BC:
mov r0, r4
mov r1, #2
bl SPIi_ReturnResult
b _03804760
_038046CC:
and r2, r0, #255 ;@ 0xff
ldrh r0, [r1, #2]
orr r3, r0, r2, lsl #16
ldrh r2, [r1, #4]
ldrh r0, [r1, #6]
orr r2, r0, r2, lsl #16
b _03804734
_038046E8:
ldrh r3, [r1, #6]
ldrh r2, [r1, #8]
orr ip, r2, r3, lsl #16
cmp ip, #33554432 ;@ 0x2000000
bcc _03804704
cmp ip, #41943040 ;@ 0x2800000
bcc _03804714
_03804704:
mov r0, r4
mov r1, #2
bl SPIi_ReturnResult
b _03804760
_03804714:
and r2, r0, #255 ;@ 0xff
ldrh r0, [r1, #2]
orr r3, r0, r2, lsl #16
ldrh r2, [r1, #4]
b _03804734
_03804728:
and r3, r0, #255 ;@ 0xff
ldrh r0, [r1, #2]
orr r3, r0, r3, lsl #16
_03804734:
str r2, [sp]
str ip, [sp, #4]
mov r0, #1
mov r1, r4
mov r2, #3
bl SPIi_SetEntry
cmp r0, #0
bne _03804760
mov r0, r4
mov r1, #4
bl SPIi_ReturnResult
_03804760:
add sp, sp, #12
ldmia sp!, {r4, r5, lr}
bx lr
_0380476C: .word _0380A018
arm_func_start NVRAM_Init
NVRAM_Init: ;@ 0x03804770
mov r3, #0
mov r2, r3
ldr r0, _03804794 ;@ =_0380A018
_0380477C:
mov r1, r3, lsl #1
strh r2, [r0, r1]
add r3, r3, #1
cmp r3, #16
blt _0380477C
bx lr
_03804794: .word _0380A018
arm_func_start NVRAM_SoftwareReset
NVRAM_SoftwareReset: ;@ 0x03804798
ldr r1, _038047D0 ;@ =0x040001C0
_0380479C:
ldrh r0, [r1]
ands r0, r0, #128 ;@ 0x80
bne _0380479C
mov r0, #33024 ;@ 0x8100
strh r0, [r1]
mov r1, #255 ;@ 0xff
ldr r0, _038047D4 ;@ =0x040001C2
strh r1, [r0]
ldr r1, _038047D0 ;@ =0x040001C0
_038047C0:
ldrh r0, [r1]
ands r0, r0, #128 ;@ 0x80
bne _038047C0
bx lr
_038047D0: .word 0x040001C0
_038047D4: .word 0x040001C2
arm_func_start NVRAM_ReadSiliconId
NVRAM_ReadSiliconId: ;@ 0x038047D8
ldr r2, _0380486C ;@ =0x040001C0
_038047DC:
ldrh r1, [r2]
ands r1, r1, #128 ;@ 0x80
bne _038047DC
mov r1, #35072 ;@ 0x8900
strh r1, [r2]
mov r2, #159 ;@ 0x9f
ldr r1, _03804870 ;@ =0x040001C2
strh r2, [r1]
ldr r2, _0380486C ;@ =0x040001C0
_03804800:
ldrh r1, [r2]
ands r1, r1, #128 ;@ 0x80
bne _03804800
mov r2, #0
ldr r1, _03804870 ;@ =0x040001C2
strh r2, [r1]
ldr r3, _0380486C ;@ =0x040001C0
_0380481C:
ldrh r1, [r3]
ands r1, r1, #128 ;@ 0x80
bne _0380481C
ldr r2, _03804870 ;@ =0x040001C2
ldrh r1, [r2]
and r1, r1, #255 ;@ 0xff
strb r1, [r0]
mov r1, #33024 ;@ 0x8100
strh r1, [r3]
mov r1, #0
strh r1, [r2]
ldr r2, _0380486C ;@ =0x040001C0
_0380484C:
ldrh r1, [r2]
ands r1, r1, #128 ;@ 0x80
bne _0380484C
ldr r1, _03804870 ;@ =0x040001C2
ldrh r1, [r1]
and r1, r1, #255 ;@ 0xff
strb r1, [r0, #1]
bx lr
_0380486C: .word 0x040001C0
_03804870: .word 0x040001C2
arm_func_start NVRAM_ChipErase
NVRAM_ChipErase: ;@ 0x03804874
ldr r1, _038048AC ;@ =0x040001C0
_03804878:
ldrh r0, [r1]
ands r0, r0, #128 ;@ 0x80
bne _03804878
mov r0, #33024 ;@ 0x8100
strh r0, [r1]
mov r1, #199 ;@ 0xc7
ldr r0, _038048B0 ;@ =0x040001C2
strh r1, [r0]
ldr r1, _038048AC ;@ =0x040001C0
_0380489C:
ldrh r0, [r1]
ands r0, r0, #128 ;@ 0x80
bne _0380489C
bx lr
_038048AC: .word 0x040001C0
_038048B0: .word 0x040001C2
arm_func_start NVRAM_ReleaseFromDeepPowerDown
NVRAM_ReleaseFromDeepPowerDown: ;@ 0x038048B4
ldr r1, _038048EC ;@ =0x040001C0
_038048B8:
ldrh r0, [r1]
ands r0, r0, #128 ;@ 0x80
bne _038048B8
mov r0, #33024 ;@ 0x8100
strh r0, [r1]
mov r1, #171 ;@ 0xab
ldr r0, _038048F0 ;@ =0x040001C2
strh r1, [r0]
ldr r1, _038048EC ;@ =0x040001C0
_038048DC:
ldrh r0, [r1]
ands r0, r0, #128 ;@ 0x80
bne _038048DC
bx lr
_038048EC: .word 0x040001C0
_038048F0: .word 0x040001C2
arm_func_start NVRAM_DeepPowerDown
NVRAM_DeepPowerDown: ;@ 0x038048F4
ldr r1, _0380492C ;@ =0x040001C0
_038048F8:
ldrh r0, [r1]
ands r0, r0, #128 ;@ 0x80
bne _038048F8
mov r0, #33024 ;@ 0x8100
strh r0, [r1]
mov r1, #185 ;@ 0xb9
ldr r0, _03804930 ;@ =0x040001C2
strh r1, [r0]
ldr r1, _0380492C ;@ =0x040001C0
_0380491C:
ldrh r0, [r1]
ands r0, r0, #128 ;@ 0x80
bne _0380491C
bx lr
_0380492C: .word 0x040001C0
_03804930: .word 0x040001C2
arm_func_start NVRAM_SectorErase
NVRAM_SectorErase: ;@ 0x03804934
and r1, r0, #16711680 ;@ 0xff0000
mov r1, r1, lsr #16
mov r1, r1, lsl #16
mov r2, r1, lsr #16
and r1, r0, #65280 ;@ 0xff00
mov r1, r1, lsl #8
mov r1, r1, lsr #16
and r0, r0, #255 ;@ 0xff
mov r0, r0, lsl #16
mov r0, r0, lsr #16
ldr ip, _038049F0 ;@ =0x040001C0
_03804960:
ldrh r3, [ip]
ands r3, r3, #128 ;@ 0x80
bne _03804960
mov r3, #35072 ;@ 0x8900
strh r3, [ip]
mov ip, #216 ;@ 0xd8
ldr r3, _038049F4 ;@ =0x040001C2
strh ip, [r3]
ldr ip, _038049F0 ;@ =0x040001C0
_03804984:
ldrh r3, [ip]
ands r3, r3, #128 ;@ 0x80
bne _03804984
and r3, r2, #255 ;@ 0xff
ldr r2, _038049F4 ;@ =0x040001C2
strh r3, [r2]
ldr r3, _038049F0 ;@ =0x040001C0
_038049A0:
ldrh r2, [r3]
ands r2, r2, #128 ;@ 0x80
bne _038049A0
and r2, r1, #255 ;@ 0xff
ldr r1, _038049F4 ;@ =0x040001C2
strh r2, [r1]
ldr r2, _038049F0 ;@ =0x040001C0
_038049BC:
ldrh r1, [r2]
ands r1, r1, #128 ;@ 0x80
bne _038049BC
mov r1, #33024 ;@ 0x8100
strh r1, [r2]
and r1, r0, #255 ;@ 0xff
ldr r0, _038049F4 ;@ =0x040001C2
strh r1, [r0]
ldr r1, _038049F0 ;@ =0x040001C0
_038049E0:
ldrh r0, [r1]
ands r0, r0, #128 ;@ 0x80
bne _038049E0
bx lr
_038049F0: .word 0x040001C0
_038049F4: .word 0x040001C2
arm_func_start NVRAM_PageErase
NVRAM_PageErase: ;@ 0x038049F8
and r1, r0, #16711680 ;@ 0xff0000
mov r1, r1, lsr #16
mov r1, r1, lsl #16
mov r2, r1, lsr #16
and r1, r0, #65280 ;@ 0xff00
mov r1, r1, lsl #8
mov r1, r1, lsr #16
and r0, r0, #255 ;@ 0xff
mov r0, r0, lsl #16
mov r0, r0, lsr #16
ldr ip, _03804AB4 ;@ =0x040001C0
_03804A24:
ldrh r3, [ip]
ands r3, r3, #128 ;@ 0x80
bne _03804A24
mov r3, #35072 ;@ 0x8900
strh r3, [ip]
mov ip, #219 ;@ 0xdb
ldr r3, _03804AB8 ;@ =0x040001C2
strh ip, [r3]
ldr ip, _03804AB4 ;@ =0x040001C0
_03804A48:
ldrh r3, [ip]
ands r3, r3, #128 ;@ 0x80
bne _03804A48
and r3, r2, #255 ;@ 0xff
ldr r2, _03804AB8 ;@ =0x040001C2
strh r3, [r2]
ldr r3, _03804AB4 ;@ =0x040001C0
_03804A64:
ldrh r2, [r3]
ands r2, r2, #128 ;@ 0x80
bne _03804A64
and r2, r1, #255 ;@ 0xff
ldr r1, _03804AB8 ;@ =0x040001C2
strh r2, [r1]
ldr r2, _03804AB4 ;@ =0x040001C0
_03804A80:
ldrh r1, [r2]
ands r1, r1, #128 ;@ 0x80
bne _03804A80
mov r1, #33024 ;@ 0x8100
strh r1, [r2]
and r1, r0, #255 ;@ 0xff
ldr r0, _03804AB8 ;@ =0x040001C2
strh r1, [r0]
ldr r1, _03804AB4 ;@ =0x040001C0
_03804AA4:
ldrh r0, [r1]
ands r0, r0, #128 ;@ 0x80
bne _03804AA4
bx lr
_03804AB4: .word 0x040001C0
_03804AB8: .word 0x040001C2
arm_func_start NVRAM_PageProgram
NVRAM_PageProgram: ;@ 0x03804ABC
stmdb sp!, {r4, lr}
sub sp, sp, #8
cmp r1, #1
bcc _03804BD4
add r3, r0, r1
sub r3, r3, #1
mov r3, r3, lsr #8
cmp r3, r0, lsr #8
andhi r1, r0, #255 ;@ 0xff
rsbhi r1, r1, #256 ;@ 0x100
movhi r1, r1, lsl #16
movhi r1, r1, lsr #16
and r3, r0, #16711680 ;@ 0xff0000
mov r3, r3, lsr #16
strh r3, [sp]
and r3, r0, #65280 ;@ 0xff00
mov r3, r3, lsr #8
strh r3, [sp, #2]
and r0, r0, #255 ;@ 0xff
strh r0, [sp, #4]
ldr r3, _03804BE0 ;@ =0x040001C0
_03804B10:
ldrh r0, [r3]
ands r0, r0, #128 ;@ 0x80
bne _03804B10
mov r0, #35072 ;@ 0x8900
strh r0, [r3]
mov r0, #2
ldr lr, _03804BE4 ;@ =0x040001C2
strh r0, [lr]
mov r4, #0
add r3, sp, #0
ldr ip, _03804BE0 ;@ =0x040001C0
_03804B3C:
ldrh r0, [ip]
ands r0, r0, #128 ;@ 0x80
bne _03804B3C
mov r0, r4, lsl #1
ldrh r0, [r3, r0]
and r0, r0, #255 ;@ 0xff
strh r0, [lr]
add r4, r4, #1
cmp r4, #3
blt _03804B3C
mov ip, #0
sub lr, r1, #1
ldr r3, _03804BE0 ;@ =0x040001C0
ldr r0, _03804BE4 ;@ =0x040001C2
b _03804B94
_03804B78:
ldrh r1, [r3]
ands r1, r1, #128 ;@ 0x80
bne _03804B78
ldrb r1, [r2, ip]
and r1, r1, #255 ;@ 0xff
strh r1, [r0]
add ip, ip, #1
_03804B94:
cmp ip, lr
blt _03804B78
ldr r1, _03804BE0 ;@ =0x040001C0
_03804BA0:
ldrh r0, [r1]
ands r0, r0, #128 ;@ 0x80
bne _03804BA0
mov r0, #33024 ;@ 0x8100
strh r0, [r1]
ldrb r0, [r2, ip]
and r1, r0, #255 ;@ 0xff
ldr r0, _03804BE4 ;@ =0x040001C2
strh r1, [r0]
ldr r1, _03804BE0 ;@ =0x040001C0
_03804BC8:
ldrh r0, [r1]
ands r0, r0, #128 ;@ 0x80
bne _03804BC8
_03804BD4:
add sp, sp, #8
ldmia sp!, {r4, lr}
bx lr
_03804BE0: .word 0x040001C0
_03804BE4: .word 0x040001C2
arm_func_start NVRAM_PageWrite
NVRAM_PageWrite: ;@ 0x03804BE8
stmdb sp!, {r4, lr}
sub sp, sp, #8
cmp r1, #1
bcc _03804D00
add r3, r0, r1
sub r3, r3, #1
mov r3, r3, lsr #8
cmp r3, r0, lsr #8
andhi r1, r0, #255 ;@ 0xff
rsbhi r1, r1, #256 ;@ 0x100
movhi r1, r1, lsl #16
movhi r1, r1, lsr #16
and r3, r0, #16711680 ;@ 0xff0000
mov r3, r3, lsr #16
strh r3, [sp]
and r3, r0, #65280 ;@ 0xff00
mov r3, r3, lsr #8
strh r3, [sp, #2]
and r0, r0, #255 ;@ 0xff
strh r0, [sp, #4]
ldr r3, _03804D0C ;@ =0x040001C0
_03804C3C:
ldrh r0, [r3]
ands r0, r0, #128 ;@ 0x80
bne _03804C3C
mov r0, #35072 ;@ 0x8900
strh r0, [r3]
mov r0, #10
ldr lr, _03804D10 ;@ =0x040001C2
strh r0, [lr]
mov r4, #0
add r3, sp, #0
ldr ip, _03804D0C ;@ =0x040001C0
_03804C68:
ldrh r0, [ip]
ands r0, r0, #128 ;@ 0x80
bne _03804C68
mov r0, r4, lsl #1
ldrh r0, [r3, r0]
and r0, r0, #255 ;@ 0xff
strh r0, [lr]
add r4, r4, #1
cmp r4, #3
blt _03804C68
mov ip, #0
sub lr, r1, #1
ldr r3, _03804D0C ;@ =0x040001C0
ldr r0, _03804D10 ;@ =0x040001C2
b _03804CC0
_03804CA4:
ldrh r1, [r3]
ands r1, r1, #128 ;@ 0x80
bne _03804CA4
ldrb r1, [r2, ip]
and r1, r1, #255 ;@ 0xff
strh r1, [r0]
add ip, ip, #1
_03804CC0:
cmp ip, lr
blt _03804CA4
ldr r1, _03804D0C ;@ =0x040001C0
_03804CCC:
ldrh r0, [r1]
ands r0, r0, #128 ;@ 0x80
bne _03804CCC
mov r0, #33024 ;@ 0x8100
strh r0, [r1]
ldrb r0, [r2, ip]
and r1, r0, #255 ;@ 0xff
ldr r0, _03804D10 ;@ =0x040001C2
strh r1, [r0]
ldr r1, _03804D0C ;@ =0x040001C0
_03804CF4:
ldrh r0, [r1]
ands r0, r0, #128 ;@ 0x80
bne _03804CF4
_03804D00:
add sp, sp, #8
ldmia sp!, {r4, lr}
bx lr
_03804D0C: .word 0x040001C0
_03804D10: .word 0x040001C2
arm_func_start NVRAM_ReadDataBytesAtHigherSpeed
NVRAM_ReadDataBytesAtHigherSpeed: ;@ 0x03804D14
stmdb sp!, {r4, lr}
sub sp, sp, #8
cmp r1, #1
bcc _03804E3C
and r3, r0, #16711680 ;@ 0xff0000
mov r3, r3, lsr #16
strh r3, [sp]
and r3, r0, #65280 ;@ 0xff00
mov r3, r3, lsr #8
strh r3, [sp, #2]
and r0, r0, #255 ;@ 0xff
strh r0, [sp, #4]
ldr r3, _03804E48 ;@ =0x040001C0
_03804D48:
ldrh r0, [r3]
ands r0, r0, #128 ;@ 0x80
bne _03804D48
mov r0, #35072 ;@ 0x8900
strh r0, [r3]
mov r0, #11
ldr ip, _03804E4C ;@ =0x040001C2
strh r0, [ip]
mov lr, #0
add r3, sp, #0
ldr r4, _03804E48 ;@ =0x040001C0
_03804D74:
ldrh r0, [r4]
ands r0, r0, #128 ;@ 0x80
bne _03804D74
mov r0, lr, lsl #1
ldrh r0, [r3, r0]
and r0, r0, #255 ;@ 0xff
strh r0, [ip]
add lr, lr, #1
cmp lr, #3
blt _03804D74
ldr r3, _03804E48 ;@ =0x040001C0
_03804DA0:
ldrh r0, [r3]
ands r0, r0, #128 ;@ 0x80
bne _03804DA0
mov r3, #0
ldr r0, _03804E4C ;@ =0x040001C2
strh r3, [r0]
ldr r3, _03804E48 ;@ =0x040001C0
_03804DBC:
ldrh r0, [r3]
ands r0, r0, #128 ;@ 0x80
bne _03804DBC
mov r0, #0
ldr ip, _03804E48 ;@ =0x040001C0
mov r4, r0
ldr lr, _03804E4C ;@ =0x040001C2
sub r1, r1, #1
b _03804E00
_03804DE0:
strh r4, [lr]
_03804DE4:
ldrh r3, [ip]
ands r3, r3, #128 ;@ 0x80
bne _03804DE4
ldrh r3, [lr]
and r3, r3, #255 ;@ 0xff
strb r3, [r2, r0]
add r0, r0, #1
_03804E00:
cmp r0, r1
bcc _03804DE0
mov r1, #33024 ;@ 0x8100
ldr ip, _03804E48 ;@ =0x040001C0
strh r1, [ip]
mov r3, #0
ldr r1, _03804E4C ;@ =0x040001C2
strh r3, [r1]
_03804E20:
ldrh r1, [ip]
ands r1, r1, #128 ;@ 0x80
bne _03804E20
ldr r1, _03804E4C ;@ =0x040001C2
ldrh r1, [r1]
and r1, r1, #255 ;@ 0xff
strb r1, [r2, r0]
_03804E3C:
add sp, sp, #8
ldmia sp!, {r4, lr}
bx lr
_03804E48: .word 0x040001C0
_03804E4C: .word 0x040001C2
arm_func_start NVRAM_ReadDataBytes
NVRAM_ReadDataBytes: ;@ 0x03804E50
stmdb sp!, {r4, lr}
sub sp, sp, #8
cmp r1, #1
bcc _03804F5C
and r3, r0, #16711680 ;@ 0xff0000
mov r3, r3, lsr #16
strh r3, [sp]
and r3, r0, #65280 ;@ 0xff00
mov r3, r3, lsr #8
strh r3, [sp, #2]
and r0, r0, #255 ;@ 0xff
strh r0, [sp, #4]
ldr r3, _03804F68 ;@ =0x040001C0
_03804E84:
ldrh r0, [r3]
ands r0, r0, #128 ;@ 0x80
bne _03804E84
mov r0, #35072 ;@ 0x8900
strh r0, [r3]
mov r0, #3
ldr ip, _03804F6C ;@ =0x040001C2
strh r0, [ip]
mov lr, #0
add r3, sp, #0
ldr r4, _03804F68 ;@ =0x040001C0
_03804EB0:
ldrh r0, [r4]
ands r0, r0, #128 ;@ 0x80
bne _03804EB0
mov r0, lr, lsl #1
ldrh r0, [r3, r0]
and r0, r0, #255 ;@ 0xff
strh r0, [ip]
add lr, lr, #1
cmp lr, #3
blt _03804EB0
ldr r3, _03804F68 ;@ =0x040001C0
_03804EDC:
ldrh r0, [r3]
ands r0, r0, #128 ;@ 0x80
bne _03804EDC
mov r0, #0
ldr ip, _03804F68 ;@ =0x040001C0
mov r4, r0
ldr lr, _03804F6C ;@ =0x040001C2
sub r1, r1, #1
b _03804F20
_03804F00:
strh r4, [lr]
_03804F04:
ldrh r3, [ip]
ands r3, r3, #128 ;@ 0x80
bne _03804F04
ldrh r3, [lr]
and r3, r3, #255 ;@ 0xff
strb r3, [r2, r0]
add r0, r0, #1
_03804F20:
cmp r0, r1
bcc _03804F00
mov r1, #33024 ;@ 0x8100
ldr ip, _03804F68 ;@ =0x040001C0
strh r1, [ip]
mov r3, #0
ldr r1, _03804F6C ;@ =0x040001C2
strh r3, [r1]
_03804F40:
ldrh r1, [ip]
ands r1, r1, #128 ;@ 0x80
bne _03804F40
ldr r1, _03804F6C ;@ =0x040001C2
ldrh r1, [r1]
and r1, r1, #255 ;@ 0xff
strb r1, [r2, r0]
_03804F5C:
add sp, sp, #8
ldmia sp!, {r4, lr}
bx lr
_03804F68: .word 0x040001C0
_03804F6C: .word 0x040001C2
arm_func_start NVRAM_ReadStatusRegister
NVRAM_ReadStatusRegister: ;@ 0x03804F70
ldr r2, _03804FDC ;@ =0x040001C0
_03804F74:
ldrh r1, [r2]
ands r1, r1, #128 ;@ 0x80
bne _03804F74
mov r1, #35072 ;@ 0x8900
strh r1, [r2]
mov r2, #5
ldr r1, _03804FE0 ;@ =0x040001C2
strh r2, [r1]
ldr r2, _03804FDC ;@ =0x040001C0
_03804F98:
ldrh r1, [r2]
ands r1, r1, #128 ;@ 0x80
bne _03804F98
mov r1, #33024 ;@ 0x8100
strh r1, [r2]
mov r2, #0
ldr r1, _03804FE0 ;@ =0x040001C2
strh r2, [r1]
ldr r2, _03804FDC ;@ =0x040001C0
_03804FBC:
ldrh r1, [r2]
ands r1, r1, #128 ;@ 0x80
bne _03804FBC
ldr r1, _03804FE0 ;@ =0x040001C2
ldrh r1, [r1]
and r1, r1, #255 ;@ 0xff
strb r1, [r0]
bx lr
_03804FDC: .word 0x040001C0
_03804FE0: .word 0x040001C2
arm_func_start NVRAM_WriteDisable
NVRAM_WriteDisable: ;@ 0x03804FE4
ldr r1, _0380501C ;@ =0x040001C0
_03804FE8:
ldrh r0, [r1]
ands r0, r0, #128 ;@ 0x80
bne _03804FE8
mov r0, #33024 ;@ 0x8100
strh r0, [r1]
mov r1, #4
ldr r0, _03805020 ;@ =0x040001C2
strh r1, [r0]
ldr r1, _0380501C ;@ =0x040001C0
_0380500C:
ldrh r0, [r1]
ands r0, r0, #128 ;@ 0x80
bne _0380500C
bx lr
_0380501C: .word 0x040001C0
_03805020: .word 0x040001C2
arm_func_start NVRAM_WriteEnable
NVRAM_WriteEnable: ;@ 0x03805024
ldr r1, _0380505C ;@ =0x040001C0
_03805028:
ldrh r0, [r1]
ands r0, r0, #128 ;@ 0x80
bne _03805028
mov r0, #33024 ;@ 0x8100
strh r0, [r1]
mov r1, #6
ldr r0, _03805060 ;@ =0x040001C2
strh r1, [r0]
ldr r1, _0380505C ;@ =0x040001C0
_0380504C:
ldrh r0, [r1]
ands r0, r0, #128 ;@ 0x80
bne _0380504C
bx lr
_0380505C: .word 0x040001C0
_03805060: .word 0x040001C2
arm_func_start FUN_03805064
FUN_03805064: ;@ 0x03805064
stmfd sp!, {lr}
sub sp, sp, #4
mov lr, #0
mov r2, lr
b _03805094
_03805078:
mov r1, r2, lsl #2
mov r1, r0, lsr r1
and r1, r1, #15
cmp r1, #10
movcs r0, #0
bcs _038050D0
add r2, r2, #1
_03805094:
cmp r2, #8
blt _03805078
mov r3, #0
mov ip, #1
mov r2, #10
_038050A8:
mov r1, r3, lsl #2
mov r1, r0, lsr r1
and r1, r1, #15
mla lr, ip, r1, lr
add r3, r3, #1
mul r1, ip, r2
mov ip, r1
cmp r3, #8
blt _038050A8
mov r0, lr
_038050D0:
add sp, sp, #4
ldmia sp!, {lr}
bx lr
arm_func_start FUN_038050DC
FUN_038050DC: ;@ 0x038050DC
stmdb sp!, {r4, r5, r6, r7, r8, lr}
mov r8, r0
mov r7, r1
mov r6, r2
sub r0, r7, #1
cmp r0, #1
subls r8, r8, #1
addls r7, r7, #12
mov r0, r8
mov r1, #400 ;@ 0x190
bl _u32_div_f
mov r5, r0
mov r0, r8
mov r1, #100 ;@ 0x64
bl _u32_div_f
mov r4, r0
mov r0, #13
mul r0, r7, r0
add r0, r0, #8
mov r1, #5
bl _u32_div_f
add r1, r8, r8, lsr #2
sub r1, r1, r4
add r1, r5, r1
add r0, r1, r0
add r0, r6, r0
mov r1, #7
bl _u32_div_f
mov r0, r1
ldmia sp!, {r4, r5, r6, r7, r8, lr}
bx lr
arm_func_start FUN_03805158
FUN_03805158: ;@ 0x03805158
stmdb sp!, {r4, r5, lr}
sub sp, sp, #4
add r0, sp, #0
bl RTC_ReadStatus1
add r0, sp, #2
bl RTC_ReadStatus2
ldrh r0, [sp]
mov r1, r0, lsl #24
movs r1, r1, lsr #31
bne _0380519C
mov r0, r0, lsl #25
movs r0, r0, lsr #31
bne _0380519C
ldrh r0, [sp, #2]
mov r0, r0, lsl #24
movs r0, r0, lsr #31
beq _038051B4
_0380519C:
ldrh r0, [sp]
bic r0, r0, #1
orr r0, r0, #1
strh r0, [sp]
add r0, sp, #0
bl RTC_WriteStatus1
_038051B4:
ldrh r0, [sp]
mov r1, r0, lsl #27
movs r1, r1, lsr #31
bne _038051D0
mov r0, r0, lsl #26
movs r0, r0, lsr #31
beq _038051F0
_038051D0:
ldrh r0, [sp, #2]
bic r0, r0, #15
strh r0, [sp, #2]
ldrh r0, [sp, #2]
bic r0, r0, #64 ;@ 0x40
strh r0, [sp, #2]
add r0, sp, #2
bl RTC_WriteStatus2
_038051F0:
ldr r0, _03805288 ;@ =0x027FFDE8
bl RTC_ReadDateTime
ldr r0, _03805288 ;@ =0x027FFDE8
ldrb r0, [r0]
bl FUN_03805064
mov r4, r0
ldr r0, _03805288 ;@ =0x027FFDE8
ldr r0, [r0]
mov r0, r0, lsl #19
mov r0, r0, lsr #27
bl FUN_03805064
mov r5, r0
ldr r0, _03805288 ;@ =0x027FFDE8
ldr r0, [r0]
mov r0, r0, lsl #10
mov r0, r0, lsr #26
bl FUN_03805064
mov r2, r0
add r0, r4, #2000 ;@ 0x7d0
mov r1, r5
bl FUN_038050DC
ldr r2, _03805288 ;@ =0x027FFDE8
ldr r1, [r2]
mov r3, r1, lsl #5
mov r3, r3, lsr #29
cmp r3, r0
beq _03805274
bic r1, r1, #117440512 ;@ 0x7000000
and r0, r0, #7
orr r0, r1, r0, lsl #24
str r0, [r2]
mov r0, r2
bl RTC_WriteDateTime
_03805274:
mov r0, #1
bl RTC_SetHourFormat
add sp, sp, #4
ldmia sp!, {r4, r5, lr}
bx lr
_03805288: .word 0x027FFDE8
arm_func_start FUN_0380528C
FUN_0380528C: ;@ 0x0380528C
stmdb sp!, {r4, lr}
sub sp, sp, #8
add r0, sp, #0
bl RTC_ReadStatus1
ldrh r0, [sp]
mov r1, r0, lsl #27
movs r1, r1, lsr #31
bne _038052B8
mov r0, r0, lsl #26
movs r0, r0, lsr #31
beq _03805310
_038052B8:
add r0, sp, #2
bl RTC_ReadStatus2
mov r4, #0
ldrh r0, [sp]
mov r0, r0, lsl #27
movs r0, r0, lsr #31
orrne r4, r4, #1
ldrneh r0, [sp, #2]
bicne r0, r0, #15
strneh r0, [sp, #2]
ldrh r0, [sp]
mov r0, r0, lsl #26
movs r0, r0, lsr #31
orrne r4, r4, #2
ldrneh r0, [sp, #2]
bicne r0, r0, #64 ;@ 0x40
strneh r0, [sp, #2]
add r0, sp, #2
bl RTC_WriteStatus2
mov r0, #48 ;@ 0x30
mov r1, r4
bl FUN_038057D8
_03805310:
add sp, sp, #8
ldmia sp!, {r4, lr}
bx lr
arm_func_start FUN_0380531C
FUN_0380531C: ;@ 0x0380531C
stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
sub sp, sp, #76 ;@ 0x4c
ldr r6, _038057CC ;@ =0x027FFDE8
add r5, r6, #4
mov r7, #0
ldr r9, _038057D0 ;@ =_0380A03C
mov r8, #1
mov r0, #16
str r0, [sp]
mov r0, #17
str r0, [sp, #4]
mov r0, #18
str r0, [sp, #8]
mov sl, #19
mov r4, #2
mov fp, #20
mov r0, #21
str r0, [sp, #12]
mov r0, #22
str r0, [sp, #16]
mov r0, #23
str r0, [sp, #20]
mov r0, #24
str r0, [sp, #24]
mov r0, #25
str r0, [sp, #28]
mov r0, #32
str r0, [sp, #32]
mov r0, #33 ;@ 0x21
str r0, [sp, #36] ;@ 0x24
mov r0, #34 ;@ 0x22
str r0, [sp, #40] ;@ 0x28
mov r0, #35 ;@ 0x23
str r0, [sp, #44] ;@ 0x2c
mov r0, #36 ;@ 0x24
str r0, [sp, #48] ;@ 0x30
mov r0, #37 ;@ 0x25
str r0, [sp, #52] ;@ 0x34
mov r0, #38 ;@ 0x26
str r0, [sp, #56] ;@ 0x38
mov r0, #39 ;@ 0x27
str r0, [sp, #60] ;@ 0x3c
mov r0, #40 ;@ 0x28
str r0, [sp, #64] ;@ 0x40
mov r0, #41 ;@ 0x29
str r0, [sp, #68] ;@ 0x44
_038053D4:
mov r0, r9
add r1, sp, #72 ;@ 0x48
mov r2, r8
bl OS_ReceiveMessage
ldr r0, _038057D4 ;@ =_0380A13C
ldrh r0, [r0, #216] ;@ 0xd8
cmp r0, #41 ;@ 0x29
addls pc, pc, r0, lsl #2
b _038057BC
b _038054A0
b _038054B8
b _038057BC
b _038057BC
b _038057BC
b _038057BC
b _038057BC
b _038057BC
b _038057BC
b _038057BC
b _038057BC
b _038057BC
b _038057BC
b _038057BC
b _038057BC
b _038057BC
b _038054DC
b _038054F8
b _03805514
b _03805530
b _03805568
b _038055A0
b _038055D8
b _038055F4
b _03805610
b _0380562C
b _038057BC
b _038057BC
b _038057BC
b _038057BC
b _038057BC
b _038057BC
b _03805648
b _03805664
b _03805688
b _038056A4
b _038056DC
b _03805714
b _0380574C
b _03805768
b _03805784
b _038057A0
_038054A0:
bl RTC_Reset
str r7, [r9, #468] ;@ 0x1d4
mov r0, r7
mov r1, r7
bl FUN_038057D8
b _038053D4
_038054B8:
ldrh r0, [r6]
mov r0, r0, lsl #30
mov r0, r0, lsr #31
bl RTC_SetHourFormat
str r7, [r9, #468] ;@ 0x1d4
mov r0, r8
mov r1, r7
bl FUN_038057D8
b _038053D4
_038054DC:
mov r0, r6
bl RTC_ReadDateTime
str r7, [r9, #468] ;@ 0x1d4
ldr r0, [sp]
mov r1, r7
bl FUN_038057D8
b _038053D4
_038054F8:
mov r0, r6
bl RTC_ReadDate
str r7, [r9, #468] ;@ 0x1d4
ldr r0, [sp, #4]
mov r1, r7
bl FUN_038057D8
b _038053D4
_03805514:
add r0, r6, #4
bl RTC_ReadTime
str r7, [r9, #468] ;@ 0x1d4
ldr r0, [sp, #8]
mov r1, r7
bl FUN_038057D8
b _038053D4
_03805530:
mov r0, r5
bl RTC_ReadPulse
cmp r0, #0
bne _03805554
str r7, [r9, #468] ;@ 0x1d4
mov r0, sl
mov r1, r4
bl FUN_038057D8
b _038053D4
_03805554:
str r7, [r9, #468] ;@ 0x1d4
mov r0, sl
mov r1, r7
bl FUN_038057D8
b _038053D4
_03805568:
mov r0, r5
bl RTC_ReadAlarm1
cmp r0, #0
bne _0380558C
str r7, [r9, #468] ;@ 0x1d4
mov r0, fp
mov r1, r4
bl FUN_038057D8
b _038053D4
_0380558C:
str r7, [r9, #468] ;@ 0x1d4
mov r0, fp
mov r1, r7
bl FUN_038057D8
b _038053D4
_038055A0:
mov r0, r5
bl RTC_ReadAlarm2
cmp r0, #0
bne _038055C4
str r7, [r9, #468] ;@ 0x1d4
ldr r0, [sp, #12]
mov r1, r4
bl FUN_038057D8
b _038053D4
_038055C4:
str r7, [r9, #468] ;@ 0x1d4
ldr r0, [sp, #12]
mov r1, r7
bl FUN_038057D8
b _038053D4
_038055D8:
mov r0, r6
bl RTC_ReadStatus1
str r7, [r9, #468] ;@ 0x1d4
ldr r0, [sp, #16]
mov r1, r7
bl FUN_038057D8
b _038053D4
_038055F4:
add r0, r6, #2
bl RTC_ReadStatus2
str r7, [r9, #468] ;@ 0x1d4
ldr r0, [sp, #20]
mov r1, r7
bl FUN_038057D8
b _038053D4
_03805610:
add r0, r6, #4
bl RTC_ReadAdjust
str r7, [r9, #468] ;@ 0x1d4
ldr r0, [sp, #24]
mov r1, r7
bl FUN_038057D8
b _038053D4
_0380562C:
add r0, r6, #4
bl RTC_ReadFree
str r7, [r9, #468] ;@ 0x1d4
ldr r0, [sp, #28]
mov r1, r7
bl FUN_038057D8
b _038053D4
_03805648:
mov r0, r6
bl RTC_WriteDateTime
str r7, [r9, #468] ;@ 0x1d4
ldr r0, [sp, #32]
mov r1, r7
bl FUN_038057D8
b _038053D4
_03805664:
add r0, r6, #4
bl RTC_ReadTime
mov r0, r6
bl RTC_WriteDateTime
str r7, [r9, #468] ;@ 0x1d4
ldr r0, [sp, #36] ;@ 0x24
mov r1, r7
bl FUN_038057D8
b _038053D4
_03805688:
add r0, r6, #4
bl RTC_WriteTime
str r7, [r9, #468] ;@ 0x1d4
ldr r0, [sp, #40] ;@ 0x28
mov r1, r7
bl FUN_038057D8
b _038053D4
_038056A4:
mov r0, r5
bl RTC_WritePulse
cmp r0, #0
bne _038056C8
str r7, [r9, #468] ;@ 0x1d4
ldr r0, [sp, #44] ;@ 0x2c
mov r1, r4
bl FUN_038057D8
b _038053D4
_038056C8:
str r7, [r9, #468] ;@ 0x1d4
ldr r0, [sp, #44] ;@ 0x2c
mov r1, r7
bl FUN_038057D8
b _038053D4
_038056DC:
mov r0, r5
bl RTC_WriteAlarm1
cmp r0, #0
bne _03805700
str r7, [r9, #468] ;@ 0x1d4
ldr r0, [sp, #48] ;@ 0x30
mov r1, r4
bl FUN_038057D8
b _038053D4
_03805700:
str r7, [r9, #468] ;@ 0x1d4
ldr r0, [sp, #48] ;@ 0x30
mov r1, r7
bl FUN_038057D8
b _038053D4
_03805714:
mov r0, r5
bl RTC_WriteAlarm2
cmp r0, #0
bne _03805738
str r7, [r9, #468] ;@ 0x1d4
ldr r0, [sp, #52] ;@ 0x34
mov r1, r4
bl FUN_038057D8
b _038053D4
_03805738:
str r7, [r9, #468] ;@ 0x1d4
ldr r0, [sp, #52] ;@ 0x34
mov r1, r7
bl FUN_038057D8
b _038053D4
_0380574C:
mov r0, r6
bl RTC_WriteStatus1
str r7, [r9, #468] ;@ 0x1d4
ldr r0, [sp, #56] ;@ 0x38
mov r1, r7
bl FUN_038057D8
b _038053D4
_03805768:
add r0, r6, #2
bl RTC_WriteStatus2
str r7, [r9, #468] ;@ 0x1d4
ldr r0, [sp, #60] ;@ 0x3c
mov r1, r7
bl FUN_038057D8
b _038053D4
_03805784:
add r0, r6, #4
bl RTC_WriteAdjust
str r7, [r9, #468] ;@ 0x1d4
ldr r0, [sp, #64] ;@ 0x40
mov r1, r7
bl FUN_038057D8
b _038053D4
_038057A0:
add r0, r6, #4
bl RTC_WriteFree
str r7, [r9, #468] ;@ 0x1d4
ldr r0, [sp, #68] ;@ 0x44
mov r1, r7
bl FUN_038057D8
b _038053D4
_038057BC:
str r7, [r9, #468] ;@ 0x1d4
mov r1, r8
bl FUN_038057D8
b _038053D4
_038057CC: .word 0x027FFDE8
_038057D0: .word _0380A03C
_038057D4: .word _0380A13C
arm_func_start FUN_038057D8
FUN_038057D8: ;@ 0x038057D8
stmdb sp!, {r4, r5, r6, lr}
mov r0, r0, lsl #8
and r0, r0, #32512 ;@ 0x7f00
orr r2, r0, #32768 ;@ 0x8000
and r0, r1, #255 ;@ 0xff
orr r6, r2, r0
mov r5, #5
mov r4, #0
_038057F8:
mov r0, r5
mov r1, r6
mov r2, r4
bl PXI_SendWordByFifo
cmp r0, #0
blt _038057F8
ldmia sp!, {r4, r5, r6, lr}
bx lr
arm_func_start FUN_03805818
FUN_03805818: ;@ 0x03805818
stmdb sp!, {r4, lr}
cmp r2, #0
bne _03805944
and r0, r1, #32512 ;@ 0x7f00
mov r0, r0, lsl #8
mov r4, r0, lsr #16
cmp r4, #41 ;@ 0x29
addls pc, pc, r4, lsl #2
b _03805938
b _038058E4
b _038058E4
b _03805938
b _03805938
b _03805938
b _03805938
b _03805938
b _03805938
b _03805938
b _03805938
b _03805938
b _03805938
b _03805938
b _03805938
b _03805938
b _03805938
b _038058E4
b _038058E4
b _038058E4
b _038058E4
b _038058E4
b _038058E4
b _038058E4
b _038058E4
b _038058E4
b _038058E4
b _03805938
b _03805938
b _03805938
b _03805938
b _03805938
b _03805938
b _03805938
b _03805938
b _03805938
b _038058E4
b _038058E4
b _038058E4
b _038058E4
b _038058E4
b _038058E4
b _038058E4
_038058E4:
ldr r0, _0380594C ;@ =_0380A03C
ldr r1, [r0, #468] ;@ 0x1d4
cmp r1, #0
beq _03805904
mov r0, r4
mov r1, #3
bl FUN_038057D8
b _03805944
_03805904:
mov r1, #1
str r1, [r0, #468] ;@ 0x1d4
ldr r1, _03805950 ;@ =_0380A13C
strh r4, [r1, #216] ;@ 0xd8
mov r1, #0
mov r2, r1
bl OS_SendMessage
cmp r0, #0
bne _03805944
mov r0, r4
mov r1, #4
bl FUN_038057D8
b _03805944
_03805938:
mov r0, r4
mov r1, #1
bl FUN_038057D8
_03805944:
ldmia sp!, {r4, lr}
bx lr
_0380594C: .word _0380A03C
_03805950: .word _0380A13C
arm_func_start RTC_Init
RTC_Init: ;@ 0x03805954
stmdb sp!, {r4, lr}
sub sp, sp, #8
mov r4, r0
ldr r0, _03805A28 ;@ =_0380A038
ldrh r1, [r0]
cmp r1, #0
bne _03805A1C
mov r1, #1
strh r1, [r0]
ldr r0, _03805A2C ;@ =_0380A03C
str r1, [r0, #468] ;@ 0x1d4
bl FUN_03805158
mov r1, #0
ldr r0, _03805A2C ;@ =_0380A03C
str r1, [r0, #468] ;@ 0x1d4
bl PXI_Init
mov r0, #5
ldr r1, _03805A30 ;@ =FUN_03805818
bl PXI_SetFifoRecvCallback
ldr r0, _03805A2C ;@ =_0380A03C
ldr r1, _03805A34 ;@ =_0380A05C
mov r2, #4
bl OS_InitMessageQueue
mov r0, #256 ;@ 0x100
str r0, [sp]
str r4, [sp, #4]
ldr r0, _03805A38 ;@ =_0380A06C
ldr r1, _03805A3C ;@ =FUN_0380531C
mov r2, #0
ldr r3, _03805A40 ;@ =_0380A210
bl OS_CreateThread
ldr r0, _03805A38 ;@ =_0380A06C
bl OS_WakeupThreadDirect
mov r0, #32768 ;@ 0x8000
bl EXIi_SelectRcnt
mov r0, #64 ;@ 0x40
mov r1, #0
bl EXIi_SetBitRcnt0L
mov r0, #256 ;@ 0x100
mov r1, r0
bl EXIi_SetBitRcnt0L
bl OS_DisableInterrupts
mov r4, r0
mov r0, #128 ;@ 0x80
ldr r1, _03805A44 ;@ =FUN_0380528C
bl OS_SetIrqFunction
mov r0, #128 ;@ 0x80
bl OS_EnableIrqMask
mov r0, r4
bl OS_RestoreInterrupts
_03805A1C:
add sp, sp, #8
ldmia sp!, {r4, lr}
bx lr
_03805A28: .word _0380A038
_03805A2C: .word _0380A03C
_03805A30: .word FUN_03805818
_03805A34: .word _0380A05C
_03805A38: .word _0380A06C
_03805A3C: .word FUN_0380531C
_03805A40: .word _0380A210
_03805A44: .word FUN_0380528C
arm_func_start FUN_03805A48
FUN_03805A48: ;@ 0x03805A48
stmdb sp!, {r4, r5, r6, r7, lr}
sub sp, sp, #4
mov r7, r0
mov r6, r1
mov r5, r2
mov r4, r3
bl RTCi_GpioStart
mov r0, r7
mov r1, r6
bl RTCi_GpioSendCommand
cmp r7, #6
beq _03805A90
cmp r7, #134 ;@ 0x86
bne _03805A9C
mov r0, r5
mov r1, r4
bl RTCi_GpioReceiveData
b _03805A9C
_03805A90:
mov r0, r5
mov r1, r4
bl RTCi_GpioSendData
_03805A9C:
bl RTCi_GpioEnd
add sp, sp, #4
ldmia sp!, {r4, r5, r6, r7, lr}
bx lr
arm_func_start FUN_03805AAC
FUN_03805AAC: ;@ 0x03805AAC
ldr r2, [r0]
mov r1, r2, lsl #18
mov r3, r1, lsr #26
cmp r3, #35 ;@ 0x23
addls pc, pc, r3, lsl #2
b _03805BA8
b _03805B54
b _03805B54
b _03805B54
b _03805B54
b _03805B54
b _03805B54
b _03805B54
b _03805B54
b _03805B78
b _03805B78
b _03805BA8
b _03805BA8
b _03805BA8
b _03805BA8
b _03805BA8
b _03805BA8
b _03805B54
b _03805B54
b _03805B9C
b _03805B9C
b _03805B9C
b _03805B9C
b _03805B9C
b _03805B9C
b _03805B9C
b _03805B9C
b _03805BA8
b _03805BA8
b _03805BA8
b _03805BA8
b _03805BA8
b _03805BA8
b _03805B9C
b _03805B9C
b _03805B9C
b _03805B9C
_03805B54:
mov r1, r2, lsl #17
movs r1, r1, lsr #31
bxeq lr
bic r2, r2, #16128 ;@ 0x3f00
add r1, r3, #18
and r1, r1, #63 ;@ 0x3f
orr r1, r2, r1, lsl #8
str r1, [r0]
bx lr
_03805B78:
mov r1, r2, lsl #17
movs r1, r1, lsr #31
bxeq lr
bic r2, r2, #16128 ;@ 0x3f00
add r1, r3, #24
and r1, r1, #63 ;@ 0x3f
orr r1, r2, r1, lsl #8
str r1, [r0]
bx lr
_03805B9C:
orr r1, r2, #16384 ;@ 0x4000
str r1, [r0]
bx lr
_03805BA8:
ldr r1, [r0]
bic r1, r1, #16384 ;@ 0x4000
str r1, [r0]
ldr r1, [r0]
bic r1, r1, #16128 ;@ 0x3f00
str r1, [r0]
bx lr
arm_func_start FUN_03805BC4
FUN_03805BC4: ;@ 0x03805BC4
ldr r1, [r0]
mov r2, r1, lsl #18
mov r2, r2, lsr #26
cmp r2, #35 ;@ 0x23
addls pc, pc, r2, lsl #2
b _03805CD0
b _03805C6C
b _03805C6C
b _03805C6C
b _03805C6C
b _03805C6C
b _03805C6C
b _03805C6C
b _03805C6C
b _03805C6C
b _03805C6C
b _03805CD0
b _03805CD0
b _03805CD0
b _03805CD0
b _03805CD0
b _03805CD0
b _03805C6C
b _03805C6C
b _03805C78
b _03805C78
b _03805C78
b _03805C78
b _03805C78
b _03805C78
b _03805C78
b _03805C78
b _03805CD0
b _03805CD0
b _03805CD0
b _03805CD0
b _03805CD0
b _03805CD0
b _03805CA4
b _03805CA4
b _03805C78
b _03805C78
_03805C6C:
bic r1, r1, #16384 ;@ 0x4000
str r1, [r0]
bx lr
_03805C78:
orr r1, r1, #16384 ;@ 0x4000
str r1, [r0]
ldr r1, [r0]
bic r2, r1, #16128 ;@ 0x3f00
mov r1, r1, lsl #18
mov r1, r1, lsr #26
sub r1, r1, #18
and r1, r1, #63 ;@ 0x3f
orr r1, r2, r1, lsl #8
str r1, [r0]
bx lr
_03805CA4:
orr r1, r1, #16384 ;@ 0x4000
str r1, [r0]
ldr r1, [r0]
bic r2, r1, #16128 ;@ 0x3f00
mov r1, r1, lsl #18
mov r1, r1, lsr #26
sub r1, r1, #24
and r1, r1, #63 ;@ 0x3f
orr r1, r2, r1, lsl #8
str r1, [r0]
bx lr
_03805CD0:
ldr r1, [r0]
bic r1, r1, #16384 ;@ 0x4000
str r1, [r0]
ldr r1, [r0]
bic r1, r1, #16128 ;@ 0x3f00
str r1, [r0]
bx lr
arm_func_start RTC_WriteFree
RTC_WriteFree: ;@ 0x03805CEC
stmdb sp!, {r4, lr}
mov r4, r0
mov r0, #32768 ;@ 0x8000
bl EXIi_SelectRcnt
mov r0, #6
mov r1, #112 ;@ 0x70
mov r2, r4
mov r3, #1
bl FUN_03805A48
ldmia sp!, {r4, lr}
bx lr
arm_func_start RTC_ReadFree
RTC_ReadFree: ;@ 0x03805D18
stmdb sp!, {r4, lr}
mov r4, r0
mov r0, #32768 ;@ 0x8000
bl EXIi_SelectRcnt
mov r0, #134 ;@ 0x86
mov r1, #112 ;@ 0x70
mov r2, r4
mov r3, #1
bl FUN_03805A48
ldmia sp!, {r4, lr}
bx lr
arm_func_start RTC_WriteAdjust
RTC_WriteAdjust: ;@ 0x03805D44
stmdb sp!, {r4, lr}
mov r4, r0
mov r0, #32768 ;@ 0x8000
bl EXIi_SelectRcnt
mov r0, #6
mov r1, #48 ;@ 0x30
mov r2, r4
mov r3, #1
bl FUN_03805A48
ldmia sp!, {r4, lr}
bx lr
arm_func_start RTC_ReadAdjust
RTC_ReadAdjust: ;@ 0x03805D70
stmdb sp!, {r4, lr}
mov r4, r0
mov r0, #32768 ;@ 0x8000
bl EXIi_SelectRcnt
mov r0, #134 ;@ 0x86
mov r1, #48 ;@ 0x30
mov r2, r4
mov r3, #1
bl FUN_03805A48
ldmia sp!, {r4, lr}
bx lr
arm_func_start RTC_WriteStatus2
RTC_WriteStatus2: ;@ 0x03805D9C
stmdb sp!, {r4, lr}
mov r4, r0
mov r0, #32768 ;@ 0x8000
bl EXIi_SelectRcnt
mov r0, #6
mov r1, #64 ;@ 0x40
mov r2, r4
mov r3, #1
bl FUN_03805A48
ldmia sp!, {r4, lr}
bx lr
arm_func_start RTC_ReadStatus2
RTC_ReadStatus2: ;@ 0x03805DC8
stmdb sp!, {r4, lr}
mov r4, r0
mov r0, #32768 ;@ 0x8000
bl EXIi_SelectRcnt
mov r0, #134 ;@ 0x86
mov r1, #64 ;@ 0x40
mov r2, r4
mov r3, #1
bl FUN_03805A48
ldmia sp!, {r4, lr}
bx lr
arm_func_start RTC_WriteStatus1
RTC_WriteStatus1: ;@ 0x03805DF4
stmdb sp!, {r4, lr}
mov r4, r0
mov r0, #32768 ;@ 0x8000
bl EXIi_SelectRcnt
mov r0, #6
mov r1, #0
mov r2, r4
mov r3, #1
bl FUN_03805A48
ldmia sp!, {r4, lr}
bx lr
arm_func_start RTC_ReadStatus1
RTC_ReadStatus1: ;@ 0x03805E20
stmdb sp!, {r4, lr}
mov r4, r0
mov r0, #32768 ;@ 0x8000
bl EXIi_SelectRcnt
mov r0, #134 ;@ 0x86
mov r1, #0
mov r2, r4
mov r3, #1
bl FUN_03805A48
ldmia sp!, {r4, lr}
bx lr
arm_func_start RTC_WriteAlarm2
RTC_WriteAlarm2: ;@ 0x03805E4C
stmdb sp!, {r4, lr}
sub sp, sp, #8
mov r4, r0
add r0, sp, #0
bl RTC_ReadStatus2
ldrh r0, [sp]
mov r0, r0, lsl #25
movs r0, r0, lsr #31
moveq r0, #0
beq _03805E8C
mov r0, #6
mov r1, #80 ;@ 0x50
mov r2, r4
mov r3, #3
bl FUN_03805A48
mov r0, #1
_03805E8C:
add sp, sp, #8
ldmia sp!, {r4, lr}
bx lr
arm_func_start RTC_ReadAlarm2
RTC_ReadAlarm2: ;@ 0x03805E98
stmdb sp!, {r4, lr}
sub sp, sp, #8
mov r4, r0
add r0, sp, #0
bl RTC_ReadStatus2
ldrh r0, [sp]
mov r0, r0, lsl #25
movs r0, r0, lsr #31
moveq r0, #0
beq _03805ED8
mov r0, #134 ;@ 0x86
mov r1, #80 ;@ 0x50
mov r2, r4
mov r3, #3
bl FUN_03805A48
mov r0, #1
_03805ED8:
add sp, sp, #8
ldmia sp!, {r4, lr}
bx lr
arm_func_start RTC_WriteAlarm1
RTC_WriteAlarm1: ;@ 0x03805EE4
stmdb sp!, {r4, lr}
sub sp, sp, #8
mov r4, r0
add r0, sp, #0
bl RTC_ReadStatus2
ldrh r0, [sp]
mov r0, r0, lsl #28
mov r0, r0, lsr #28
cmp r0, #4
movne r0, #0
bne _03805F28
mov r0, #6
mov r1, #16
mov r2, r4
mov r3, #3
bl FUN_03805A48
mov r0, #1
_03805F28:
add sp, sp, #8
ldmia sp!, {r4, lr}
bx lr
arm_func_start RTC_ReadAlarm1
RTC_ReadAlarm1: ;@ 0x03805F34
stmdb sp!, {r4, lr}
sub sp, sp, #8
mov r4, r0
add r0, sp, #0
bl RTC_ReadStatus2
ldrh r0, [sp]
mov r0, r0, lsl #28
mov r0, r0, lsr #28
cmp r0, #4
movne r0, #0
bne _03805F78
mov r0, #134 ;@ 0x86
mov r1, #16
mov r2, r4
mov r3, #3
bl FUN_03805A48
mov r0, #1
_03805F78:
add sp, sp, #8
ldmia sp!, {r4, lr}
bx lr
arm_func_start RTC_WritePulse
RTC_WritePulse: ;@ 0x03805F84
stmdb sp!, {r4, lr}
sub sp, sp, #8
mov r4, r0
add r0, sp, #0
bl RTC_ReadStatus2
ldrh r0, [sp]
mov r0, r0, lsl #28
mov r0, r0, lsr #28
and r0, r0, #11
cmp r0, #1
movne r0, #0
bne _03805FCC
mov r0, #6
mov r1, #16
mov r2, r4
mov r3, #1
bl FUN_03805A48
mov r0, #1
_03805FCC:
add sp, sp, #8
ldmia sp!, {r4, lr}
bx lr
arm_func_start RTC_ReadPulse
RTC_ReadPulse: ;@ 0x03805FD8
stmdb sp!, {r4, lr}
sub sp, sp, #8
mov r4, r0
add r0, sp, #0
bl RTC_ReadStatus2
ldrh r0, [sp]
mov r0, r0, lsl #28
mov r0, r0, lsr #28
and r0, r0, #11
cmp r0, #1
movne r0, #0
bne _03806020
mov r0, #134 ;@ 0x86
mov r1, #16
mov r2, r4
mov r3, #1
bl FUN_03805A48
mov r0, #1
_03806020:
add sp, sp, #8
ldmia sp!, {r4, lr}
bx lr
arm_func_start RTC_WriteTime
RTC_WriteTime: ;@ 0x0380602C
stmdb sp!, {r4, lr}
mov r4, r0
mov r0, #32768 ;@ 0x8000
bl EXIi_SelectRcnt
mov r0, #6
mov r1, #96 ;@ 0x60
mov r2, r4
mov r3, #3
bl FUN_03805A48
ldmia sp!, {r4, lr}
bx lr
arm_func_start RTC_ReadTime
RTC_ReadTime: ;@ 0x03806058
stmdb sp!, {r4, lr}
mov r4, r0
mov r0, #32768 ;@ 0x8000
bl EXIi_SelectRcnt
mov r0, #134 ;@ 0x86
mov r1, #96 ;@ 0x60
mov r2, r4
mov r3, #3
bl FUN_03805A48
ldmia sp!, {r4, lr}
bx lr
arm_func_start RTC_ReadDate
RTC_ReadDate: ;@ 0x03806084
stmdb sp!, {r4, lr}
mov r4, r0
mov r0, #32768 ;@ 0x8000
bl EXIi_SelectRcnt
mov r0, #134 ;@ 0x86
mov r1, #32
mov r2, r4
mov r3, #4
bl FUN_03805A48
ldmia sp!, {r4, lr}
bx lr
arm_func_start RTC_WriteDateTime
RTC_WriteDateTime: ;@ 0x038060B0
stmdb sp!, {r4, lr}
mov r4, r0
mov r0, #32768 ;@ 0x8000
bl EXIi_SelectRcnt
mov r0, #6
mov r1, #32
mov r2, r4
mov r3, #7
bl FUN_03805A48
ldmia sp!, {r4, lr}
bx lr
arm_func_start RTC_ReadDateTime
RTC_ReadDateTime: ;@ 0x038060DC
stmdb sp!, {r4, lr}
mov r4, r0
mov r0, #32768 ;@ 0x8000
bl EXIi_SelectRcnt
mov r0, #134 ;@ 0x86
mov r1, #32
mov r2, r4
mov r3, #7
bl FUN_03805A48
ldmia sp!, {r4, lr}
bx lr
arm_func_start RTC_SetHourFormat
RTC_SetHourFormat: ;@ 0x03806108
stmdb sp!, {r4, r5, lr}
sub sp, sp, #12
mov r4, r0
and r5, r4, #1
mov r0, r5, lsl #16
mov r0, r0, lsr #16
cmp r0, #1
bne _038061FC
add r0, sp, #0
bl RTC_ReadStatus1
ldrh r1, [sp]
mov r0, r1, lsl #30
mov r2, r0, lsr #31
mov r0, r5, lsl #16
cmp r2, r0, lsr #16
beq _038061FC
and r4, r4, #1
bic r1, r1, #2
mov r0, r4, lsl #16
mov r0, r0, lsr #16
and r0, r0, #1
orr r0, r1, r0, lsl #1
strh r0, [sp]
add r0, sp, #0
bl RTC_WriteStatus1
mov r0, #134 ;@ 0x86
mov r1, #16
add r2, sp, #4
mov r3, #3
bl FUN_03805A48
mov r0, r4, lsl #16
movs r0, r0, lsr #16
bne _03806198
add r0, sp, #4
bl FUN_03805BC4
b _038061A0
_03806198:
add r0, sp, #4
bl FUN_03805AAC
_038061A0:
mov r0, #6
mov r1, #16
add r2, sp, #4
mov r3, #3
bl FUN_03805A48
mov r0, #134 ;@ 0x86
mov r1, #80 ;@ 0x50
add r2, sp, #4
mov r3, #3
bl FUN_03805A48
mov r0, r5, lsl #16
movs r0, r0, lsr #16
bne _038061E0
add r0, sp, #4
bl FUN_03805BC4
b _038061E8
_038061E0:
add r0, sp, #4
bl FUN_03805AAC
_038061E8:
mov r0, #6
mov r1, #80 ;@ 0x50
add r2, sp, #4
mov r3, #3
bl FUN_03805A48
_038061FC:
add sp, sp, #12
ldmia sp!, {r4, r5, lr}
bx lr
arm_func_start RTC_Reset
RTC_Reset: ;@ 0x03806208
stmfd sp!, {lr}
sub sp, sp, #4
mov r0, #32768 ;@ 0x8000
bl EXIi_SelectRcnt
ldrh r0, [sp]
bic r0, r0, #1
orr r0, r0, #1
strh r0, [sp]
mov r0, #6
mov r1, #0
add r2, sp, #0
mov r3, #1
bl FUN_03805A48
add sp, sp, #4
ldmia sp!, {lr}
bx lr
arm_func_start RTCi_GpioStart
RTCi_GpioStart: ;@ 0x03806248
mov ip, #67108864 ;@ 0x4000000
add ip, ip, #312 ;@ 0x138
ldrh r0, [ip]
bic r0, r0, #119 ;@ 0x77
orr r0, r0, #114 ;@ 0x72
strh r0, [ip]
mov r3, #2
_03806264:
subs r3, r3, #1
bne _03806264
bic r0, r0, #4
orr r0, r0, #4
strh r0, [ip]
mov r3, #2
_0380627C:
subs r3, r3, #1
bne _0380627C
bx lr
arm_func_start RTCi_GpioEnd
RTCi_GpioEnd: ;@ 0x03806288
mov ip, #67108864 ;@ 0x4000000
add ip, ip, #312 ;@ 0x138
mov r3, #2
_03806294:
subs r3, r3, #1
bne _03806294
ldrh r0, [ip]
bic r0, r0, #4
orr r0, r0, #0
strh r0, [ip]
mov r3, #2
_038062B0:
subs r3, r3, #1
bne _038062B0
bx lr
arm_func_start RTCi_GpioSendCommand
RTCi_GpioSendCommand: ;@ 0x038062BC
mov ip, #67108864 ;@ 0x4000000
add ip, ip, #312 ;@ 0x138
orr r1, r0, r1
ldrh r0, [ip]
bic r0, r0, #119 ;@ 0x77
orr r0, r0, #116 ;@ 0x74
mov r2, #0
_038062D8:
bic r0, r0, #3
orr r0, r0, #0
mov r3, #1
tst r3, r1, lsr r2
movne r3, #1
moveq r3, #0
orr r0, r0, r3
strh r0, [ip]
mov r3, #9
_038062FC:
subs r3, r3, #1
bne _038062FC
bic r0, r0, #2
orr r0, r0, #2
strh r0, [ip]
mov r3, #9
_03806314:
subs r3, r3, #1
bne _03806314
add r2, r2, #1
cmp r2, #8
bne _038062D8
bx lr
arm_func_start RTCi_GpioSendData
RTCi_GpioSendData: ;@ 0x0380632C
mov ip, #67108864 ;@ 0x4000000
add ip, ip, #312 ;@ 0x138
_03806334:
stmdb sp!, {r0, r1}
tst r0, #1
ldreqh r1, [r0]
ldrneh r1, [r0, #-1]
movne r1, r1, lsr #8
ldrh r0, [ip]
bic r0, r0, #119 ;@ 0x77
orr r0, r0, #116 ;@ 0x74
mov r2, #0
_03806358:
bic r0, r0, #3
orr r0, r0, #0
mov r3, #1
tst r3, r1, lsr r2
movne r3, #1
moveq r3, #0
orr r0, r0, r3
strh r0, [ip]
mov r3, #9
_0380637C:
subs r3, r3, #1
bne _0380637C
bic r0, r0, #2
orr r0, r0, #2
strh r0, [ip]
mov r3, #9
_03806394:
subs r3, r3, #1
bne _03806394
add r2, r2, #1
cmp r2, #8
bne _03806358
ldmia sp!, {r0, r1}
add r0, r0, #1
subs r1, r1, #1
bne _03806334
bx lr
arm_func_start RTCi_GpioReceiveData
RTCi_GpioReceiveData: ;@ 0x038063BC
mov ip, #67108864 ;@ 0x4000000
add ip, ip, #312 ;@ 0x138
_038063C4:
stmdb sp!, {r0, r1}
ldrh r0, [ip]
bic r0, r0, #119 ;@ 0x77
orr r0, r0, #100 ;@ 0x64
mov r2, #0
mov r1, #0
_038063DC:
bic r0, r0, #3
orr r0, r0, #0
strh r0, [ip]
mov r3, #9
_038063EC:
subs r3, r3, #1
bne _038063EC
ldrh r0, [ip]
and r3, r0, #1
cmp r3, #1
moveq r3, #128 ;@ 0x80
movne r3, #0
orr r2, r3, r2, lsr #1
bic r0, r0, #2
orr r0, r0, #2
strh r0, [ip]
mov r3, #9
_0380641C:
subs r3, r3, #1
bne _0380641C
add r1, r1, #1
cmp r1, #8
bne _038063DC
ldmia sp!, {r0, r1}
tst r0, #1
beq _03806454
ldrh r3, [r0, #-1]
bic r3, r3, #65280 ;@ 0xff00
mov r2, r2, lsl #8
orr r3, r2, r3
strh r3, [r0, #-1]
b _03806464
_03806454:
ldrh r3, [r0]
bic r3, r3, #255 ;@ 0xff
orr r3, r3, r2
strh r3, [r0]
_03806464:
add r0, r0, #1
subs r1, r1, #1
bne _038063C4
bx lr
arm_func_start FUN_03806474
FUN_03806474: ;@ 0x03806474
stmdb sp!, {r4, r5, r6, r7, lr}
sub sp, sp, #4
ldr r4, _0380665C ;@ =wmspW
ldr r0, _03806660 ;@ =_0601A960
ldr r0, [r0, #1356] ;@ 0x54c
cmp r0, #0
beq _038064B0
add r0, r4, #4096 ;@ 0x1000
ldr r0, [r0, #1356] ;@ 0x54c
ldr r0, [r0]
ldrh r0, [r0]
cmp r0, #0
beq _038064B0
bl FUN_03806668
bl FUN_03806670
_038064B0:
add r0, r4, #136 ;@ 0x88
add r1, sp, #0
mov r2, #0
bl OS_ReceiveMessage
cmp r0, #0
beq _03806520
add r0, r4, #4096 ;@ 0x1000
ldr r0, [r0, #1356] ;@ 0x54c
cmp r0, #0
beq _038064B0
bl WMSP_GetBuffer4Callback2Wm9
mov r5, r0
mov r0, #0
mov r1, r5
mov r2, #256 ;@ 0x100
bl MIi_CpuClear32
ldr r0, [sp]
ldrh r0, [r0]
strh r0, [r5]
mov r0, #4
strh r0, [r5, #2]
mov r0, r5
bl WMSP_ReturnResult2Wm9
ldr r1, [sp]
ldrh r0, [r1]
orr r0, r0, #32768 ;@ 0x8000
strh r0, [r1]
b _038064B0
_03806520:
bl FUN_03806678
bl FUN_038068BC
cmp r0, #0
beq _03806548
add r0, r4, #136 ;@ 0x88
mov r1, #0
mov r2, #1
bl OS_SendMessage
bl FUN_03806678
bl OS_JoinThread
_03806548:
add r0, r4, #136 ;@ 0x88
add r1, sp, #0
mov r2, #0
bl OS_ReceiveMessage
mov r6, r0
add r0, r4, #88 ;@ 0x58
add r1, sp, #0
mov r2, #0
bl OS_ReceiveMessage
mov r5, r0
mov r0, r4
add r1, sp, #0
mov r2, #0
bl OS_ReceiveMessage
orr r1, r6, r5
orrs r0, r0, r1
beq _03806590
bl OS_Terminate
_03806590:
bl FUN_03806680
add r7, r4, #40 ;@ 0x28
add r6, sp, #0
mov r5, #0
_038065A0:
mov r0, r7
mov r1, r6
mov r2, r5
bl OS_ReceiveMessage
cmp r0, #0
bne _038065A0
bl FUN_03806688
bl FUN_038068BC
cmp r0, #0
beq _038065E0
add r0, r4, #40 ;@ 0x28
mov r1, #0
mov r2, #1
bl OS_SendMessage
bl FUN_03806688
bl OS_JoinThread
_038065E0:
mov r0, #1
bl PM_SetLEDPattern
mov r0, #1
bl PMi_SetLED
add r0, r4, #4096 ;@ 0x1000
ldr r0, [r0, #1356] ;@ 0x54c
cmp r0, #0
beq _03806614
ldr r1, [r0]
ldrh r0, [r1]
cmp r0, #0
movne r0, #0
strneh r0, [r1]
_03806614:
bl FUN_03806970
mov r6, #15
mov r5, #131072 ;@ 0x20000
mov r4, #0
_03806624:
mov r0, r6
mov r1, r5
mov r2, r4
bl PXI_SendWordByFifo
cmp r0, #0
blt _03806624
bl OS_DisableInterrupts
mov r1, #1
ldr r0, _03806664 ;@ =_0380A3F0
strb r1, [r0]
bl OS_ExitThread
add sp, sp, #4
ldmia sp!, {r4, r5, r6, r7, lr}
bx lr
_0380665C: .word wmspW
_03806660: .word _0601A960
_03806664: .word _0380A3F0
arm_func_start FUN_03806668
FUN_03806668: ;@ 0x03806668
ldr pc, _0380666C ;@ =WMSP_CancelVAlarm
_0380666C: .word WMSP_CancelVAlarm
arm_func_start FUN_03806670
FUN_03806670: ;@ 0x03806670
ldr pc, _03806674 ;@ =WMSP_CancelAllAlarms
_03806674: .word WMSP_CancelAllAlarms
arm_func_start FUN_03806678
FUN_03806678: ;@ 0x03806678
ldr pc, _0380667C ;@ =WMSP_GetRequestThread
_0380667C: .word WMSP_GetRequestThread
arm_func_start FUN_03806680
FUN_03806680: ;@ 0x03806680
ldr pc, _03806684 ;@ =WL_Terminate
_03806684: .word WL_Terminate
arm_func_start FUN_03806688
FUN_03806688: ;@ 0x03806688
ldr pc, _0380668C ;@ =WMSP_GetIndicateThread
_0380668C: .word WMSP_GetIndicateThread
arm_func_start FUN_03806690
FUN_03806690: ;@ 0x03806690
stmdb sp!, {r4, lr}
sub sp, sp, #8
bl OS_DisableInterrupts
mov r4, r0
ldr r0, _03806738 ;@ =_0380A400
bl FUN_038068BC
cmp r0, #0
beq _038066C0
mov r0, r4
bl OS_RestoreInterrupts
mov r0, #0
b _0380672C
_038066C0:
ldr r0, _0380673C ;@ =_0380A3F0
ldrb r1, [r0]
cmp r1, #3
beq _038066E0
mov r0, r4
bl OS_RestoreInterrupts
mov r0, #0
b _0380672C
_038066E0:
mov r1, #4
strb r1, [r0]
mov r0, r4
bl OS_RestoreInterrupts
mov r0, #10
ldr r1, _03806740 ;@ =FUN_03806920
bl PXI_SetFifoRecvCallback
mov r0, #1024 ;@ 0x400
str r0, [sp]
mov r0, #2
str r0, [sp, #4]
ldr r0, _03806738 ;@ =_0380A400
ldr r1, _03806744 ;@ =FUN_03806474
mov r2, #0
ldr r3, _03806748 ;@ =_0380AA64
bl OS_CreateThread
ldr r0, _03806738 ;@ =_0380A400
bl OS_WakeupThreadDirect
mov r0, #1
_0380672C:
add sp, sp, #8
ldmia sp!, {r4, lr}
bx lr
_03806738: .word _0380A400
_0380673C: .word _0380A3F0
_03806740: .word FUN_03806920
_03806744: .word FUN_03806474
_03806748: .word _0380AA64
arm_func_start FUN_0380674C
FUN_0380674C: ;@ 0x0380674C
stmdb sp!, {r4, r5, r6, lr}
bl FUN_038069B0
ldr r0, _038067A0 ;@ =_0380A3F8
ldr r0, [r0]
bl FUN_038069EC
mov r6, #15
mov r5, #65536 ;@ 0x10000
mov r4, #0
_0380676C:
mov r0, r6
mov r1, r5
mov r2, r4
bl PXI_SendWordByFifo
cmp r0, #0
blt _0380676C
bl OS_DisableInterrupts
mov r1, #3
ldr r0, _038067A4 ;@ =_0380A3F0
strb r1, [r0]
bl OS_ExitThread
ldmia sp!, {r4, r5, r6, lr}
bx lr
_038067A0: .word _0380A3F8
_038067A4: .word _0380A3F0
arm_func_start FUN_038067A8
FUN_038067A8: ;@ 0x038067A8
stmdb sp!, {r4, lr}
sub sp, sp, #8
bl OS_DisableInterrupts
mov r4, r0
ldr r0, _03806844 ;@ =_0380A400
bl FUN_038068BC
cmp r0, #0
beq _038067D8
mov r0, r4
bl OS_RestoreInterrupts
mov r0, #0
b _03806838
_038067D8:
ldr r0, _03806848 ;@ =_0380A3F0
ldrb r1, [r0]
cmp r1, #1
beq _038067F8
mov r0, r4
bl OS_RestoreInterrupts
mov r0, #0
b _03806838
_038067F8:
mov r1, #2
strb r1, [r0]
mov r0, r4
bl OS_RestoreInterrupts
mov r0, #1024 ;@ 0x400
str r0, [sp]
mov r0, #10
str r0, [sp, #4]
ldr r0, _03806844 ;@ =_0380A400
ldr r1, _0380684C ;@ =FUN_0380674C
mov r2, #0
ldr r3, _03806850 ;@ =_0380AA64
bl OS_CreateThread
ldr r0, _03806844 ;@ =_0380A400
bl OS_WakeupThreadDirect
mov r0, #1
_03806838:
add sp, sp, #8
ldmia sp!, {r4, lr}
bx lr
_03806844: .word _0380A400
_03806848: .word _0380A3F0
_0380684C: .word FUN_0380674C
_03806850: .word _0380AA64
arm_func_start FUN_03806854
FUN_03806854: ;@ 0x03806854
stmdb sp!, {r4, lr}
mov r4, r1
cmp r4, #65536 ;@ 0x10000
beq _03806870
cmp r4, #131072 ;@ 0x20000
beq _03806884
b _03806898
_03806870:
bl FUN_038067A8
cmp r0, #0
bne _038068B4
orr r4, r4, #5
b _0380689C
_03806884:
bl FUN_03806690
cmp r0, #0
bne _038068B4
orr r4, r4, #5
b _0380689C
_03806898:
orr r4, r4, #7
_0380689C:
mov r0, #15
mov r1, r4
mov r2, #0
bl PXI_SendWordByFifo
cmp r0, #0
blt _0380689C
_038068B4:
ldmia sp!, {r4, lr}
bx lr
arm_func_start FUN_038068BC
FUN_038068BC: ;@ 0x038068BC
cmp r0, #0
moveq r0, #0
bxeq lr
ldr r1, _0380691C ;@ =OSi_ThreadInfo
ldr r1, [r1, #8]
b _0380690C
_038068D4:
cmp r1, r0
bne _03806908
ldr r0, [r0, #72] ;@ 0x48
cmp r0, #0
beq _038068F8
cmp r0, #1
beq _038068F8
cmp r0, #2
b _03806900
_038068F8:
mov r0, #1
bx lr
_03806900:
mov r0, #0
bx lr
_03806908:
ldr r1, [r1, #76] ;@ 0x4c
_0380690C:
cmp r1, #0
bne _038068D4
mov r0, #0
bx lr
_0380691C: .word OSi_ThreadInfo
arm_func_start FUN_03806920
FUN_03806920: ;@ 0x03806920
stmdb sp!, {r4, r5, r6, lr}
movs r6, r1
ldrh r4, [r6]
beq _03806968
mov r0, #0
mov r2, #256 ;@ 0x100
bl MIi_CpuClear32
strh r4, [r6]
mov r0, #4
strh r0, [r6, #2]
mov r5, #10
mov r4, #0
_03806950:
mov r0, r5
mov r1, r6
mov r2, r4
bl PXI_SendWordByFifo
cmp r0, #0
blt _03806950
_03806968:
ldmia sp!, {r4, r5, r6, lr}
bx lr
arm_func_start FUN_03806970
FUN_03806970: ;@ 0x03806970
stmfd sp!, {lr}
sub sp, sp, #4
ldr r0, _038069A8 ;@ =_0380A3F4
ldr r0, [r0]
cmp r0, #0
beq _0380699C
mov r0, #0
mov r1, #100663296 ;@ 0x6000000
ldr r2, _038069AC ;@ =_0380A3FC
ldr r2, [r2]
bl MIi_CpuClearFast
_0380699C:
add sp, sp, #4
ldmia sp!, {lr}
bx lr
_038069A8: .word _0380A3F4
_038069AC: .word _0380A3FC
arm_func_start FUN_038069B0
FUN_038069B0: ;@ 0x038069B0
stmfd sp!, {lr}
sub sp, sp, #4
ldr r0, _038069E4 ;@ =_0380A3F4
ldr r0, [r0]
cmp r0, #0
beq _038069D8
mov r1, #100663296 ;@ 0x6000000
ldr r2, _038069E8 ;@ =_0380A3FC
ldr r2, [r2]
bl MIi_CpuCopyFast
_038069D8:
add sp, sp, #4
ldmia sp!, {lr}
bx lr
_038069E4: .word _0380A3F4
_038069E8: .word _0380A3FC
arm_func_start FUN_038069EC
FUN_038069EC: ;@ 0x038069EC
stmfd sp!, {lr}
sub sp, sp, #84 ;@ 0x54
ldr r1, _03806A84 ;@ =_0380B064
str r1, [sp]
ldr r1, _03806A88 ;@ =_0380B064
str r1, [sp, #4]
mov r1, #1536 ;@ 0x600
str r1, [sp, #8]
mov r3, #4
str r3, [sp, #12]
mov r1, #0
str r1, [sp, #32]
mov r2, #8
str r2, [sp, #36] ;@ 0x24
str r0, [sp, #40] ;@ 0x28
ldr r0, _03806A8C ;@ =_0380A4A4
str r0, [sp, #44] ;@ 0x2c
mov r0, #448 ;@ 0x1c0
str r0, [sp, #48] ;@ 0x30
mov r1, #3
str r1, [sp, #52] ;@ 0x34
mov r0, #64 ;@ 0x40
str r0, [sp, #28]
str r1, [sp, #60] ;@ 0x3c
str r3, [sp, #76] ;@ 0x4c
mov r0, #5
str r0, [sp, #68] ;@ 0x44
mov r0, #7
str r0, [sp, #56] ;@ 0x38
str r2, [sp, #72] ;@ 0x48
mov r0, #9
str r0, [sp, #64] ;@ 0x40
add r0, sp, #0
add r1, sp, #52 ;@ 0x34
bl FUN_03806A90
add sp, sp, #84 ;@ 0x54
ldmia sp!, {lr}
bx lr
_03806A84: .word _0380B064
_03806A88: .word _0380B064
_03806A8C: .word _0380A4A4
arm_func_start FUN_03806A90
FUN_03806A90: ;@ 0x03806A90
ldr pc, _03806A94 ;@ =WM_sp_init
_03806A94: .word WM_sp_init
arm_func_start WVR_Shutdown
WVR_Shutdown: ;@ 0x03806A98
stmfd sp!, {lr}
sub sp, sp, #4
ldr r1, _03806ACC ;@ =0x04000304
ldrh r0, [r1]
bic r0, r0, #2
strh r0, [r1]
mov r0, #1
bl PM_SetLEDPattern
mov r0, #1
bl PMi_SetLED
add sp, sp, #4
ldmia sp!, {lr}
bx lr
_03806ACC: .word 0x04000304
arm_func_start WVR_Init
WVR_Init: ;@ 0x03806AD0
stmfd sp!, {lr}
sub sp, sp, #4
ldr r1, _03806B20 ;@ =_0380A3F8
str r0, [r1]
mov r1, #1
ldr r0, _03806B24 ;@ =_0380A3F0
strb r1, [r0]
ldr r0, _03806B28 ;@ =_0380A400
mov r1, #0
mov r2, #164 ;@ 0xa4
bl MI_CpuFill8
mov r0, #15
ldr r1, _03806B2C ;@ =FUN_03806854
bl PXI_SetFifoRecvCallback
mov r0, #10
ldr r1, _03806B30 ;@ =FUN_03806920
bl PXI_SetFifoRecvCallback
add sp, sp, #4
ldmia sp!, {lr}
bx lr
_03806B20: .word _0380A3F8
_03806B24: .word _0380A3F0
_03806B28: .word _0380A400
_03806B2C: .word FUN_03806854
_03806B30: .word FUN_03806920
arm_func_start MATH_CountPopulation
MATH_CountPopulation: ; 0x03806B34
ldr r1, _03806B6C ;@ =0x55555555
and r1, r1, r0, lsr #1
sub r2, r0, r1
ldr r0, _03806B70 ;@ =0x33333333
and r1, r2, r0
and r0, r0, r2, lsr #2
add r0, r1, r0
add r1, r0, r0, lsr #4
ldr r0, _03806B74 ;@ =0x0F0F0F0F
and r0, r1, r0
add r0, r0, r0, lsr #8
add r0, r0, r0, lsr #16
and r0, r0, #255 ;@ 0xff
bx lr
_03806B6C: .word 0x55555555
_03806B70: .word 0x33333333
_03806B74: .word 0x0F0F0F0F
arm_func_start _ll_udiv
_ll_udiv: ;@ 0x03806B78
stmdb sp!, {r4, r5, r6, r7, fp, ip, lr}
mov r4, #0
b _03806B8C
arm_func_start _ull_mod
_ull_mod: ;@ 0x03806B84
stmdb sp!, {r4, r5, r6, r7, fp, ip, lr}
mov r4, #1
_03806B8C:
orrs r5, r3, r2
bne _03806B9C
ldmia sp!, {r4, r5, r6, r7, fp, ip, lr}
bx lr
_03806B9C:
orrs r5, r1, r3
bne _03806C44
mov r1, r2
bl _u32_div_not_0_f
cmp r4, #0
movne r0, r1
mov r1, #0
ldmia sp!, {r4, r5, r6, r7, fp, ip, lr}
bx lr
arm_func_start _ll_mod
_ll_mod: ;@ 0x03806BC0
stmdb sp!, {r4, r5, r6, r7, fp, ip, lr}
mov r4, r1
orr r4, r4, #1
b _03806BE0
arm_func_start _ll_sdiv
_ll_sdiv: ;@ 0x03806BD0
stmdb sp!, {r4, r5, r6, r7, fp, ip, lr}
eor r4, r1, r3
mov r4, r4, asr #1
mov r4, r4, lsl #1
_03806BE0:
orrs r5, r3, r2
bne _03806BF0
ldmia sp!, {r4, r5, r6, r7, fp, ip, lr}
bx lr
_03806BF0:
mov r5, r0, lsr #31
add r5, r5, r1
mov r6, r2, lsr #31
add r6, r6, r3
orrs r6, r5, r6
bne _03806C24
mov r1, r2
bl _s32_div_f
ands r4, r4, #1
movne r0, r1
mov r1, r0, asr #31
ldmia sp!, {r4, r5, r6, r7, fp, ip, lr}
bx lr
_03806C24:
cmp r1, #0
bge _03806C34
rsbs r0, r0, #0
rsc r1, r1, #0
_03806C34:
cmp r3, #0
bge _03806C44
rsbs r2, r2, #0
rsc r3, r3, #0
_03806C44:
orrs r5, r1, r0
beq _03806D68
mov r5, #0
mov r6, #1
cmp r3, #0
bmi _03806C70
_03806C5C:
add r5, r5, #1
adds r2, r2, r2
adcs r3, r3, r3
bpl _03806C5C
add r6, r6, r5
_03806C70:
cmp r1, #0
blt _03806C90
_03806C78:
cmp r6, #1
beq _03806C90
sub r6, r6, #1
adds r0, r0, r0
adcs r1, r1, r1
bpl _03806C78
_03806C90:
mov r7, #0
mov ip, #0
mov fp, #0
b _03806CB8
_03806CA0:
orr ip, ip, #1
subs r6, r6, #1
beq _03806D10
adds r0, r0, r0
adcs r1, r1, r1
adcs r7, r7, r7
_03806CB8:
subs r0, r0, r2
sbcs r1, r1, r3
sbcs r7, r7, #0
adds ip, ip, ip
adc fp, fp, fp
cmp r7, #0
bge _03806CA0
_03806CD4:
subs r6, r6, #1
beq _03806D08
adds r0, r0, r0
adcs r1, r1, r1
adc r7, r7, r7
adds r0, r0, r2
adcs r1, r1, r3
adc r7, r7, #0
adds ip, ip, ip
adc fp, fp, fp
cmp r7, #0
bge _03806CA0
b _03806CD4
_03806D08:
adds r0, r0, r2
adc r1, r1, r3
_03806D10:
ands r7, r4, #1
moveq r0, ip
moveq r1, fp
beq _03806D48
subs r7, r5, #32
movge r0, r1, lsr r7
bge _03806D6C
rsb r7, r5, #32
mov r0, r0, lsr r5
orr r0, r0, r1, lsl r7
mov r1, r1, lsr r5
b _03806D48
mov r0, r1, lsr r7
mov r1, #0
_03806D48:
cmp r4, #0
blt _03806D58
ldmia sp!, {r4, r5, r6, r7, fp, ip, lr}
bx lr
_03806D58:
rsbs r0, r0, #0
rsc r1, r1, #0
ldmia sp!, {r4, r5, r6, r7, fp, ip, lr}
bx lr
_03806D68:
mov r0, #0
_03806D6C:
mov r1, #0
cmp r4, #0
blt _03806D58
ldmia sp!, {r4, r5, r6, r7, fp, ip, lr}
bx lr
arm_func_start _s32_div_f
_s32_div_f: ;@ 0x03806D80
eor ip, r0, r1
and ip, ip, #-2147483648 ;@ 0x80000000
cmp r0, #0
rsblt r0, r0, #0
addlt ip, ip, #1
cmp r1, #0
rsblt r1, r1, #0
beq _03806F78
cmp r0, r1
movcc r1, r0
movcc r0, #0
bcc _03806F78
mov r2, #28
mov r3, r0, lsr #4
cmp r1, r3, lsr #12
suble r2, r2, #16
movle r3, r3, lsr #16
cmp r1, r3, lsr #4
suble r2, r2, #8
movle r3, r3, lsr #8
cmp r1, r3
suble r2, r2, #4
movle r3, r3, lsr #4
mov r0, r0, lsl r2
rsb r1, r1, #0
adds r0, r0, r0
add r2, r2, r2, lsl #1
add pc, pc, r2, lsl #2
nop ;@ (mov r0, r0)
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
mov r1, r3
_03806F78:
ands r3, ip, #-2147483648 ;@ 0x80000000
rsbne r0, r0, #0
ands r3, ip, #1
rsbne r1, r1, #0
bx lr
arm_func_start _u32_div_f
_u32_div_f: ;@ 0x03806F8C
cmp r1, #0
bxeq lr
arm_func_start _u32_div_not_0_f
_u32_div_not_0_f: ;@ 0x03806F94
cmp r0, r1
movcc r1, r0
movcc r0, #0
bxcc lr
mov r2, #28
mov r3, r0, lsr #4
cmp r1, r3, lsr #12
suble r2, r2, #16
movle r3, r3, lsr #16
cmp r1, r3, lsr #4
suble r2, r2, #8
movle r3, r3, lsr #8
cmp r1, r3
suble r2, r2, #4
movle r3, r3, lsr #4
mov r0, r0, lsl r2
rsb r1, r1, #0
adds r0, r0, r0
add r2, r2, r2, lsl #1
add pc, pc, r2, lsl #2
nop ;@ (mov r0, r0)
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
adcs r3, r1, r3, lsl #1
subcc r3, r3, r1
adcs r0, r0, r0
mov r1, r3
bx lr
.global _03807170
_03807170:
.byte 0
.byte 6
.byte 12
.byte 19
.byte 25
.byte 31
.byte 37
.byte 43
.byte 49
.byte 54
.byte 60
.byte 65
.byte 71
.byte 76
.byte 81
.byte 85
.byte 90
.byte 94
.byte 98
.byte 102
.byte 106
.byte 109
.byte 112
.byte 115
.byte 117
.byte 120
.byte 122
.byte 123
.byte 125
.byte 126
.byte 126
.byte 127
.byte 127
.byte 0
.byte 0
.byte 0
.global SNDi_DecibelSquareTable
SNDi_DecibelSquareTable:
.short -32768
.short -722
.short -721
.short -651
.short -601
.short -562
.short -530
.short -503
.short -480
.short -460
.short -442
.short -425
.short -410
.short -396
.short -383
.short -371
.short -360
.short -349
.short -339
.short -330
.short -321
.short -313
.short -305
.short -297
.short -289
.short -282
.short -276
.short -269
.short -263
.short -257
.short -251
.short -245
.short -239
.short -234
.short -229
.short -224
.short -219
.short -214
.short -210
.short -205
.short -201
.short -196
.short -192
.short -188
.short -184
.short -180
.short -176
.short -173
.short -169
.short -165
.short -162
.short -158
.short -155
.short -152
.short -149
.short -145
.short -142
.short -139
.short -136
.short -133
.short -130
.short -127
.short -125
.short -122
.short -119
.short -116
.short -114
.short -111
.short -109
.short -106
.short -103
.short -101
.short -99
.short -96
.short -94
.short -91
.short -89
.short -87
.short -85
.short -82
.short -80
.short -78
.short -76
.short -74
.short -72
.short -70
.short -68
.short -66
.short -64
.short -62
.short -60
.short -58
.short -56
.short -54
.short -52
.short -50
.short -49
.short -47
.short -45
.short -43
.short -42
.short -40
.short -38
.short -36
.short -35
.short -33
.short -31
.short -30
.short -28
.short -27
.short -25
.short -23
.short -22
.short -20
.short -19
.short -17
.short -16
.short -14
.short -13
.short -11
.short -10
.short -8
.short -7
.short -6
.short -4
.short -3
.short -1
.short 0
.global _03807294
_03807294:
.byte 0
.byte 1
.byte 2
.byte 4
.global _03807298
_03807298:
.byte 4
.byte 5
.byte 6
.byte 7
.byte 2
.byte 0
.byte 3
.byte 1
.byte 8
.byte 9
.byte 10
.byte 11
.byte 14
.byte 12
.byte 15
.byte 13
.global _038072A8
_038072A8:
.byte 0
.byte 1
.byte 5
.byte 14
.byte 26
.byte 38
.byte 51
.byte 63
.byte 73
.byte 84
.byte 92
.byte 100
.byte 109
.byte 116
.byte 123
.byte 127
.byte 132
.byte 137
.byte 143
.byte 0
.global _038072BC
_038072BC:
.word 0x000000C7
.global _038072C0
_038072C0:
.word 0x00000006
.global _038072C4
_038072C4:
.word 0x00000005
.global _038072C8
_038072C8:
.word 0x00000040
.word 0x00000006
.word 0x01000000
.word 0x00000018
.word 0x00080000
.word 0x00000013
.word 0x00100000
.word 0x00000014
.word 0x00040000
.word 0x00000012
.word 0x00000008
.word 0x00000003
.word 0x00000010
.word 0x00000004
.word 0x00000020
.word 0x00000005
.word 0x00000100
.word 0x00000008
.word 0x00000200
.word 0x00000009
.word 0x00000400
.word 0x0000000A
.word 0x00000800
.word 0x0000000B
.word 0x00001000
.word 0x0000000C
.word 0x00002000
.word 0x0000000D
.word 0x00000002
.word 0x00000001
.word 0x00000004
.word 0x00000002
.word 0x00000001
.word 0x00000000
.word 0x00010000
.word 0x00000010
.word 0x00400000
.word 0x00000016
.word 0x00000080
.word 0x00000007
.word 0x00020000
.word 0x00000011
.word 0x00800000
.word 0x00000017
arm_func_start FUN_03807378
FUN_03807378: ;@ 0x03807378
mov ip, #67108864 ;@ 0x4000000
str ip, [ip, #520] ;@ 0x208
ldr r1, _038073E0 ;@ =0x0380FFFC
mov r0, #0
str r0, [r1]
ldr r1, _038073E4 ;@ =0x04000180
mov r0, #256 ;@ 0x100
strh r0, [r1]
_03807398:
ldrh r0, [r1]
and r0, r0, #15
cmp r0, #1
bne _03807398
ldr r1, _038073E4 ;@ =0x04000180
mov r0, #0
strh r0, [r1]
_038073B4:
ldrh r0, [r1]
cmp r0, #1
beq _038073B4
ldr r3, _038073E8 ;@ =0x027FFE00
ldr ip, [r3, #52] ;@ 0x34
mov lr, ip
mov r0, #0
mov r1, #0
mov r2, #0
mov r3, #0
bx ip
_038073E0: .word 0x0380FFFC
_038073E4: .word 0x04000180
_038073E8: .word 0x027FFE00
arm_func_start FUN_038073EC
FUN_038073EC: ;@ 0x038073EC
mov r1, #0
ldr r0, _03807400 ;@ =0x04000208
strh r1, [r0]
ldr ip, _03807404 ;@ =FUN_03807378
bx ip
_03807400: .word 0x04000208
_03807404: .word FUN_03807378
arm_func_start WMSP_GetAllowedChannel
WMSP_GetAllowedChannel: ;@ 0x03807408
stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
sub sp, sp, #4
ldr r1, _03807530 ;@ =0x00001FFF
and r0, r0, r1
mov r0, r0, lsl #16
movs r6, r0, lsr #16
moveq r0, #0
beq _03807524
mov r9, #0
mov r0, #1
b _03807444
_03807434:
mov r1, r0, lsl r9
ands r1, r6, r1
bne _0380744C
add r9, r9, #1
_03807444:
cmp r9, #16
blt _03807434
_0380744C:
mov sl, #15
mov r0, #1
b _03807468
_03807458:
mov r1, r0, lsl sl
ands r1, r6, r1
bne _03807470
sub sl, sl, #1
_03807468:
cmp sl, #0
bne _03807458
_03807470:
sub r5, sl, r9
cmp r5, #5
movlt r0, #1
movlt r0, r0, lsl r9
movlt r0, r0, lsl #16
movlt r0, r0, lsr #16
blt _03807524
add r0, sl, r9
mov r1, #2
bl _s32_div_f
mov r8, r0
mov r7, #0
mov fp, #2
mov r4, #1
b _038074D4
_038074AC:
mov r0, r7
mov r1, fp
bl _s32_div_f
mov r0, r1, lsl #1
sub r0, r0, #1
mla r8, r7, r0, r8
mov r0, r4, lsl r8
ands r0, r6, r0
bne _038074DC
add r7, r7, #1
_038074D4:
cmp r7, r5
blt _038074AC
_038074DC:
sub r0, sl, r8
cmp r0, #5
blt _038074F4
sub r0, r8, r9
cmp r0, #5
bge _0380750C
_038074F4:
mov r0, #1
mov r1, r0, lsl r9
orr r0, r1, r0, lsl sl
mov r0, r0, lsl #16
mov r0, r0, lsr #16
b _03807524
_0380750C:
mov r1, #1
mov r0, r1, lsl sl
orr r0, r0, r1, lsl r8
orr r0, r0, r1, lsl r9
mov r0, r0, lsl #16
mov r0, r0, lsr #16
_03807524:
add sp, sp, #4
ldmia sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
bx lr
_03807530: .word 0x00001FFF
arm_func_start WMSP_GetBuffer4Callback2Wm9
WMSP_GetBuffer4Callback2Wm9: ;@ 0x03807534
stmdb sp!, {r4, r5, lr}
sub sp, sp, #4
ldr r0, _03807584 ;@ =_0601AE88
bl OS_LockMutex
mov r5, #256 ;@ 0x100
ldr r4, _03807588 ;@ =0x027FFF96
b _03807558
_03807550:
mov r0, r5
bl FUN_037F8CB4
_03807558:
ldrh r0, [r4]
ands r1, r0, #1
bne _03807550
orr r0, r0, #1
strh r0, [r4]
ldr r0, _0380758C ;@ =_0601A960
ldr r0, [r0, #1356] ;@ 0x54c
ldr r0, [r0, #8]
add sp, sp, #4
ldmia sp!, {r4, r5, lr}
bx lr
_03807584: .word _0601AE88
_03807588: .word 0x027FFF96
_0380758C: .word _0601A960
arm_func_start WMSP_ReturnResult2Wm9
WMSP_ReturnResult2Wm9: ;@ 0x03807590
stmdb sp!, {r4, r5, r6, r7, lr}
sub sp, sp, #4
mov r7, r0
mov r6, #256 ;@ 0x100
mov r5, #10
mov r4, #0
b _038075B4
_038075AC:
mov r0, r6
bl FUN_037F8CB4
_038075B4:
mov r0, r5
mov r1, r7
mov r2, r4
bl PXI_SendWordByFifo
cmp r0, #0
blt _038075AC
ldr r0, _038075E0 ;@ =_0601AE88
bl OS_UnlockMutex
add sp, sp, #4
ldmia sp!, {r4, r5, r6, r7, lr}
bx lr
_038075E0: .word _0601AE88
.balign 2, 0 ; Don't pad with nop
|