1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
|
.include "asm/macros.inc"
.include "global.inc"
.section .text
arm_func_start PXI_Init
PXI_Init: ; 0x020CFBB0
ldr ip, _020CFBB8 ; =PXI_InitFifo
bx r12
.balign 4
_020CFBB8: .word PXI_InitFifo
arm_func_start PXIi_HandlerRecvFifoNotEmpty
PXIi_HandlerRecvFifoNotEmpty: ; 0x020CFBBC
stmdb sp!, {r4-r10,lr}
sub sp, sp, #0x8
ldr sl, _020CFCD4 ; =0x04000184
ldr r5, _020CFCD8 ; =0x021D5368
ldr r4, _020CFCDC ; =0x04000188
mov r7, #0x4100000
mov r6, #0x0
mvn r8, #0x3
mvn r9, #0x2
_020CFBE0:
ldrh r0, [r10, #0x0]
ands r0, r0, #0x4000
ldrneh r0, [r10, #0x0]
movne r1, r9
orrne r0, r0, #0xc000
strneh r0, [r10, #0x0]
bne _020CFC28
bl OS_DisableInterrupts
ldrh r1, [r10, #0x0]
ands r1, r1, #0x100
beq _020CFC18
bl OS_RestoreInterrupts
mov r1, r8
b _020CFC28
_020CFC18:
ldr r1, [r7, #0x0]
str r1, [sp, #0x0]
bl OS_RestoreInterrupts
mov r1, r6
_020CFC28:
cmp r1, r8
addeq sp, sp, #0x8
ldmeqia sp!, {r4-r10,lr}
bxeq lr
mvn r0, #0x2
cmp r1, r0
beq _020CFBE0
ldr r1, [sp, #0x0]
mov r0, r1, lsl #0x1b
movs r0, r0, lsr #0x1b
beq _020CFBE0
ldr r3, [r5, r0, lsl #0x2]
cmp r3, #0x0
beq _020CFC74
mov r2, r1, lsl #0x1a
mov r1, r1, lsr #0x6
mov r2, r2, lsr #0x1f
blx r3
b _020CFBE0
_020CFC74:
mov r0, r1, lsl #0x1a
movs r0, r0, lsr #0x1f
bne _020CFBE0
orr r0, r1, #0x20
str r0, [sp, #0x0]
ldrh r0, [r10, #0x0]
ands r0, r0, #0x4000
ldrneh r0, [r10, #0x0]
orrne r0, r0, #0xc000
strneh r0, [r10, #0x0]
bne _020CFBE0
bl OS_DisableInterrupts
ldrh r1, [r10, #0x0]
ands r1, r1, #0x2
beq _020CFCB8
bl OS_RestoreInterrupts
b _020CFBE0
_020CFCB8:
ldr r1, [sp, #0x0]
str r1, [r4, #0x0]
bl OS_RestoreInterrupts
b _020CFBE0
_020CFCC8:
add sp, sp, #0x8
ldmia sp!, {r4-r10, lr}
bx lr
_020CFCD4: .word 0x04000184
_020CFCD8: .word 0x021D5368
_020CFCDC: .word 0x04000188
arm_func_start PXI_SendWordByFifo
PXI_SendWordByFifo:
stmdb sp!, {lr}
sub sp, sp, #0x4
ldr r3, [sp, #0x0]
and r0, r0, #0x1f
bic r3, r3, #0x1f
orr r12, r3, r0
bic r3, r12, #0x20
and r0, r2, #0x1
orr r3, r3, r0, lsl #0x5
str r12, [sp, #0x0]
and r2, r3, #0x3f
bic r0, r1, #0xfc000000
orr r0, r2, r0, lsl #0x6
str r3, [sp, #0x0]
ldr r2, _020CFD8C ; =0x04000184
str r0, [sp, #0x0]
ldrh r0, [r2, #0x0]
ands r0, r0, #0x4000
ldrneh r1, [r2, #0x0]
addne sp, sp, #0x4
mvnne r0, #0x0
orrne r1, r1, #0xc000
strneh r1, [r2, #0x0]
ldmneia sp!, {lr}
bxne lr
bl OS_DisableInterrupts
ldr r1, _020CFD8C ; =0x04000184
ldrh r1, [r1, #0x0]
ands r1, r1, #0x2
beq _020CFD6C
bl OS_RestoreInterrupts
add sp, sp, #0x4
mvn r0, #0x1
ldmia sp!, {lr}
bx lr
_020CFD6C:
ldr r2, [sp, #0x0]
ldr r1, _020CFD90 ; =0x04000188
str r2, [r1, #0x0]
bl OS_RestoreInterrupts
_020CFD7C:
mov r0, #0x0
add sp, sp, #0x4
ldmfd sp!, {lr}
bx lr
_020CFD8C: .word 0x04000184
_020CFD90: .word 0x04000188
arm_func_start PXI_IsCallbackReady
PXI_IsCallbackReady:
ldr r2, _020CFDB8 ; =0x027FFC00
mov r3, #0x1
add r1, r2, r1, lsl #0x2
mov r2, r3, lsl r0
ldr r0, [r1, #0x388]
ands r0, r2, r0
moveq r3, #0x0
mov r0, r3
bx lr
.balign 4
_020CFDB8: .word 0x027FFC00
arm_func_start PXI_SetFifoRecvCallback
PXI_SetFifoRecvCallback: ; 0x020CFDBC
stmdb sp!, {r4-r5,lr}
sub sp, sp, #0x4
mov r4, r0
mov r5, r1
bl OS_DisableInterrupts
ldr r1, _020CFE20 ; =0x021D5368
cmp r5, #0x0
str r5, [r1, r4, lsl #0x2]
beq _020CFDF8
ldr r3, _020CFE24 ; =0x027FFC00
mov r1, #0x1
ldr r2, [r3, #0x388]
orr r1, r2, r1, lsl r4
str r1, [r3, #0x388]
b _020CFE10
_020CFDF8:
ldr r3, _020CFE24 ; =0x027FFC00
mov r1, #0x1
mvn r1, r1, lsl r4
ldr r2, [r3, #0x388]
and r1, r2, r1
str r1, [r3, #0x388]
_020CFE10:
bl OS_RestoreInterrupts
add sp, sp, #0x4
ldmia sp!, {r4-r5,lr}
bx lr
.balign 4
_020CFE20: .word 0x021D5368
_020CFE24: .word 0x027FFC00
arm_func_start PXI_InitFifo
PXI_InitFifo: ; 0x020CFE28
stmdb sp!, {r4-r5,lr}
sub sp, sp, #0x4
bl OS_DisableInterrupts
ldr r1, _020CFF18 ; =0x021D5364
mov r4, r0
ldrh r0, [r1, #0x0]
cmp r0, #0x0
bne _020CFF04
mov r2, #0x1
ldr r0, _020CFF1C ; =0x027FFC00
strh r2, [r1, #0x0]
mov r2, #0x0
str r2, [r0, #0x388]
ldr r0, _020CFF20 ; =0x021D5368
mov r1, r2
_020CFE64:
str r1, [r0, r2, lsl #0x2]
add r2, r2, #0x1
cmp r2, #0x20
blt _020CFE64
ldr r2, _020CFF24 ; =0x0000C408
ldr r1, _020CFF28 ; =0x04000184
mov r0, #0x40000
strh r2, [r1, #0x0]
bl OS_ResetRequestIrqMask
ldr r1, _020CFF2C ; =PXIi_HandlerRecvFifoNotEmpty
mov r0, #0x40000
bl OS_SetIrqFunction
mov r0, #0x40000
bl OS_EnableIrqMask
mov r12, #0x0
ldr r3, _020CFF30 ; =0x04000180
mov r1, r12
mov r2, #0x3e8
_020CFEAC:
ldrh r0, [r3, #0x0]
ands lr, r0, #0xf
mov r0, lr, lsl #0x8
strh r0, [r3, #0x0]
bne _020CFEC8
cmp r12, #0x4
bgt _020CFF04
_020CFEC8:
ldrh r0, [r3, #0x0]
mov r5, r2
and r0, r0, #0xf
cmp r0, lr
bne _020CFEFC
_020CFEDC:
cmp r5, #0x0
movle r12, r1
ble _020CFEFC
ldrh r0, [r3, #0x0]
sub r5, r5, #0x1
and r0, r0, #0xf
cmp r0, lr
beq _020CFEDC
_020CFEFC:
add r12, r12, #0x1
b _020CFEAC
_020CFF04:
mov r0, r4
bl OS_RestoreInterrupts
add sp, sp, #0x4
ldmia sp!, {r4-r5,lr}
bx lr
.balign 4
_020CFF18: .word 0x021D5364
_020CFF1C: .word 0x027FFC00
_020CFF20: .word 0x021D5368
_020CFF24: .word 0x0000C408
_020CFF28: .word 0x04000184
_020CFF2C: .word PXIi_HandlerRecvFifoNotEmpty
_020CFF30: .word 0x04000180
|
