1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
|
.include "asm/macros.inc"
.include "global.inc"
.section .text
.balign 4, 0
arm_func_start MOD04_021DCCC8
MOD04_021DCCC8: ; 0x021DCCC8
stmdb sp!, {r4, lr}
sub sp, sp, #8
ldr r0, _021DCED4 ; =UNK04_02210504
mov r1, #0
ldr r0, [r0]
add r4, r0, #8
mov r0, r4
bl MOD04_021DA3DC
cmp r0, #0
bne _021DCD08
ldr r1, _021DCED8 ; =0xFFFF9DF3
mov r0, #0x10
bl MOD04_021DD6B0
add sp, sp, #8
mov r0, #0
ldmia sp!, {r4, pc}
_021DCD08:
ldr r1, _021DCEDC ; =UNK04_0220C5A0
mov r0, r4
bl MOD04_021DA388
cmp r0, #0
beq _021DCD20
bl MOD04_021DCA84
_021DCD20:
ldr r1, _021DCEE0 ; =UNK04_0220C5A8
mov r0, r4
bl MOD04_021DA388
cmp r0, #0
bne _021DCD4C
ldr r1, _021DCED8 ; =0xFFFF9DF3
mov r0, #0x10
bl MOD04_021DD6B0
add sp, sp, #8
mov r0, #0
ldmia sp!, {r4, pc}
_021DCD4C:
bl atol
ldr r1, _021DCEE4 ; =errno
mov r2, r0
ldr r0, [r1]
cmp r0, #0x22
bne _021DCD7C
ldr r1, _021DCED8 ; =0xFFFF9DF3
mov r0, #0x10
bl MOD04_021DD6B0
add sp, sp, #8
mov r0, #0
ldmia sp!, {r4, pc}
_021DCD7C:
cmp r2, #0xc8
beq _021DCDA0
ldr r1, _021DCEE8 ; =0xFFFF9E58
mov r0, #0x10
sub r1, r1, r2
bl MOD04_021DD6B0
add sp, sp, #8
mov r0, #0
ldmia sp!, {r4, pc}
_021DCDA0:
ldr r1, _021DCEEC ; =UNK04_0220C5B4
add r2, sp, #0
mov r0, r4
mov r3, #4
bl MOD04_021DA334
cmp r0, #0
bgt _021DCDD4
ldr r1, _021DCED8 ; =0xFFFF9DF3
mov r0, #0x10
bl MOD04_021DD6B0
add sp, sp, #8
mov r0, #0
ldmia sp!, {r4, pc}
_021DCDD4:
add r0, sp, #0
bl atol
ldr r1, _021DCEE4 ; =errno
mov r2, r0
ldr r0, [r1]
cmp r0, #0x22
bne _021DCE08
ldr r1, _021DCED8 ; =0xFFFF9DF3
mov r0, #0x10
bl MOD04_021DD6B0
add sp, sp, #8
mov r0, #0
ldmia sp!, {r4, pc}
_021DCE08:
cmp r2, #0x64
blt _021DCE2C
ldr r1, _021DCEF0 ; =0xFFFFA240
mov r0, #0x10
sub r1, r1, r2
bl MOD04_021DD6B0
add sp, sp, #8
mov r0, #0
ldmia sp!, {r4, pc}
_021DCE2C:
ldr r0, _021DCED4 ; =UNK04_02210504
ldr r1, _021DCEF4 ; =UNK04_0220C5C0
ldr r2, [r0]
mov r0, r4
add r2, r2, #0x1000
ldr r2, [r2, #0xc18]
mov r3, #0x40
add r2, r2, #4
bl MOD04_021DA334
ldr r0, _021DCED4 ; =UNK04_02210504
ldr r1, _021DCEF8 ; =UNK04_0220C5C8
ldr r2, [r0]
mov r0, r4
add r2, r2, #0x1000
ldr r2, [r2, #0xc18]
mov r3, #0x12c
add r2, r2, #0x45
bl MOD04_021DA334
ldr r1, _021DCEFC ; =UNK04_0220C5D8
add r2, sp, #0
mov r0, r4
mov r3, #1
bl MOD04_021DA334
ldrsb r0, [sp]
cmp r0, #0x59
bne _021DCEB0
ldr r0, _021DCED4 ; =UNK04_02210504
mov r1, #1
ldr r0, [r0]
add r0, r0, #0x1000
ldr r0, [r0, #0xc18]
str r1, [r0]
b _021DCEC8
_021DCEB0:
ldr r0, _021DCED4 ; =UNK04_02210504
mov r1, #0
ldr r0, [r0]
add r0, r0, #0x1000
ldr r0, [r0, #0xc18]
str r1, [r0]
_021DCEC8:
mov r0, #1
add sp, sp, #8
ldmia sp!, {r4, pc}
.align 2, 0
_021DCED4: .word UNK04_02210504
_021DCED8: .word 0xFFFF9DF3
_021DCEDC: .word UNK04_0220C5A0
_021DCEE0: .word UNK04_0220C5A8
_021DCEE4: .word errno
_021DCEE8: .word 0xFFFF9E58
_021DCEEC: .word UNK04_0220C5B4
_021DCEF0: .word 0xFFFFA240
_021DCEF4: .word UNK04_0220C5C0
_021DCEF8: .word UNK04_0220C5C8
_021DCEFC: .word UNK04_0220C5D8
arm_func_end MOD04_021DCCC8
arm_func_start MOD04_021DCF00
MOD04_021DCF00: ; 0x021DCF00
stmdb sp!, {lr}
sub sp, sp, #4
ldr r0, _021DCFF0 ; =UNK04_02210504
ldr r1, [r0]
cmp r1, #0
addeq sp, sp, #4
moveq r0, #0
ldmeqia sp!, {pc}
add r0, r1, #0x1000
ldr r0, [r0, #0xba8]
cmp r0, #0
addeq sp, sp, #4
moveq r0, #1
ldmeqia sp!, {pc}
ldr r0, _021DCFF4 ; =0x00001B3C
add r0, r1, r0
bl OS_IsThreadTerminated
cmp r0, #1
bne _021DCFE4
ldr r0, _021DCFF0 ; =UNK04_02210504
ldr r1, [r0]
add r0, r1, #0x1000
ldr r0, [r0, #0x28]
cmp r0, #7
beq _021DCFB0
cmp r0, #8
bne _021DCFC4
bl MOD04_021DCCC8
cmp r0, #0
bne _021DCF94
ldr r0, _021DCFF0 ; =UNK04_02210504
ldr r0, [r0]
add r0, r0, #8
bl MOD04_021DAE4C
add sp, sp, #4
mov r0, #4
ldmfd sp!, {pc}
_021DCF94:
ldr r0, _021DCFF0 ; =UNK04_02210504
ldr r0, [r0]
add r0, r0, #8
bl MOD04_021DAE4C
add sp, sp, #4
mov r0, #3
ldmfd sp!, {pc}
_021DCFB0:
add r0, r1, #8
bl MOD04_021DAE4C
add sp, sp, #4
mov r0, #5
ldmfd sp!, {pc}
_021DCFC4:
add r0, r1, #8
bl MOD04_021DAE4C
ldr r1, _021DCFF8 ; =0xFFFFA1DB
mov r0, #0x11
bl MOD04_021DD6B0
add sp, sp, #4
mov r0, #4
ldmfd sp!, {pc}
_021DCFE4:
mov r0, #2
add sp, sp, #4
ldmfd sp!, {pc}
.align 2, 0
_021DCFF0: .word UNK04_02210504
_021DCFF4: .word 0x00001B3C
_021DCFF8: .word 0xFFFFA1DB
arm_func_end MOD04_021DCF00
arm_func_start MOD04_021DCFFC
MOD04_021DCFFC: ; 0x021DCFFC
stmdb sp!, {r4, r5, lr}
sub sp, sp, #0xb4
ldr r2, _021DD244 ; =UNK04_02210504
mov r5, r0
ldr r2, [r2]
mov r0, r1
add r2, r2, #0x1000
str r1, [r2, #0xc18]
mov r1, #0
mov r2, #0x174
bl MI_CpuFill8
ldr r0, _021DD244 ; =UNK04_02210504
ldr r1, [r0]
add r0, r1, #0x1000
ldr r0, [r0, #0xba8]
cmp r0, #0
beq _021DD058
ldr r0, _021DD248 ; =0x00001B3C
add r0, r1, r0
bl OS_IsThreadTerminated
cmp r0, #0
bne _021DD058
bl OS_Terminate
_021DD058:
ldr r0, _021DD24C ; =UNK04_0220BEB4
ldr r1, _021DD244 ; =UNK04_02210504
ldr r0, [r0]
mov r3, #0
ldr r4, [r1]
mov r2, #0x1000
str r0, [sp]
str r3, [sp, #4]
str r2, [sp, #8]
ldr r2, [r4]
ldr r1, _021DD250 ; =UNK04_0220C5E4
str r2, [sp, #0xc]
ldr r2, [r4, #4]
str r2, [sp, #0x10]
bl strcmp
cmp r0, #0
movne r0, #1
strne r0, [sp, #0x14]
moveq r0, #0
ldr r2, _021DD254 ; =0x00004E20
streq r0, [sp, #0x14]
add r1, sp, #0
add r0, r4, #8
str r2, [sp, #0x18]
bl MOD04_021DB608
cmp r0, #0
beq _021DD0DC
ldr r1, _021DD258 ; =0xFFFFA1DC
mov r0, #9
bl MOD04_021DD6B0
add sp, sp, #0xb4
mov r0, #0
ldmia sp!, {r4, r5, pc}
_021DD0DC:
add r0, sp, #0x1c
bl MOD04_021DA238
cmp r0, #0
beq _021DD10C
ldr r0, _021DD244 ; =UNK04_02210504
add r1, sp, #0x1c
ldr r0, [r0]
mov r2, #0
add r0, r0, #8
bl MOD04_021D9C2C
cmp r0, #0
bne _021DD134
_021DD10C:
ldr r0, _021DD244 ; =UNK04_02210504
ldr r0, [r0]
add r0, r0, #8
bl MOD04_021DAE4C
ldr r1, _021DD258 ; =0xFFFFA1DC
mov r0, #9
bl MOD04_021DD6B0
add sp, sp, #0xb4
mov r0, #0
ldmia sp!, {r4, r5, pc}
_021DD134:
ldr r0, _021DD244 ; =UNK04_02210504
ldr r1, _021DD25C ; =UNK04_0220C604
ldr r0, [r0]
ldr r2, _021DD260 ; =UNK04_0220C60C
add r0, r0, #8
mov r3, #6
bl MOD04_021DAB68
cmp r0, #0
bne _021DD17C
ldr r0, _021DD244 ; =UNK04_02210504
ldr r1, _021DD264 ; =UNK04_0220C614
ldr r0, [r0]
mov r2, r5
add r0, r0, #8
mov r3, #4
bl MOD04_021DAB68
cmp r0, #0
beq _021DD1A4
_021DD17C:
ldr r0, _021DD244 ; =UNK04_02210504
ldr r0, [r0]
add r0, r0, #8
bl MOD04_021DAE4C
ldr r1, _021DD258 ; =0xFFFFA1DC
mov r0, #9
bl MOD04_021DD6B0
add sp, sp, #0xb4
mov r0, #0
ldmia sp!, {r4, r5, pc}
_021DD1A4:
ldr r0, _021DD244 ; =UNK04_02210504
ldr r0, [r0]
add r0, r0, #8
bl MOD04_021DB570
cmp r0, #0
beq _021DD1E4
ldr r0, _021DD244 ; =UNK04_02210504
ldr r0, [r0]
add r0, r0, #8
bl MOD04_021DAE4C
ldr r1, _021DD258 ; =0xFFFFA1DC
mov r0, #9
bl MOD04_021DD6B0
add sp, sp, #0xb4
mov r0, #0
ldmia sp!, {r4, r5, pc}
_021DD1E4:
ldr r0, _021DD268 ; =OSi_ThreadInfo
ldr r0, [r0, #4]
bl OS_GetThreadPriority
ldr r1, _021DD244 ; =UNK04_02210504
ldr r2, [r1]
sub r1, r0, #1
add r0, r2, #8
bl MOD04_021DB4A4
ldr r0, _021DD244 ; =UNK04_02210504
ldr r1, [r0]
add r0, r1, #0x1000
ldr r0, [r0, #0xba8]
cmp r0, #0
addne sp, sp, #0xb4
movne r0, #1
ldmneia sp!, {r4, r5, pc}
add r0, r1, #8
bl MOD04_021DAE4C
ldr r1, _021DD258 ; =0xFFFFA1DC
mov r0, #9
bl MOD04_021DD6B0
mov r0, #0
add sp, sp, #0xb4
ldmia sp!, {r4, r5, pc}
.align 2, 0
_021DD244: .word UNK04_02210504
_021DD248: .word 0x00001B3C
_021DD24C: .word UNK04_0220BEB4
_021DD250: .word UNK04_0220C5E4
_021DD254: .word 0x00004E20
_021DD258: .word 0xFFFFA1DC
_021DD25C: .word UNK04_0220C604
_021DD260: .word UNK04_0220C60C
_021DD264: .word UNK04_0220C614
_021DD268: .word OSi_ThreadInfo
arm_func_end MOD04_021DCFFC
arm_func_start MOD04_021DD26C
MOD04_021DD26C: ; 0x021DD26C
stmdb sp!, {lr}
sub sp, sp, #4
ldr r0, _021DD2BC ; =UNK04_02210504
ldr r0, [r0]
cmp r0, #0
addeq sp, sp, #4
ldmeqia sp!, {pc}
add r0, r0, #8
bl MOD04_021DAE4C
ldr r1, _021DD2BC ; =UNK04_02210504
ldr r0, _021DD2C0 ; =UNK04_0220C618
ldr r1, [r1]
mov r2, #0
ldr r3, [r1, #4]
blx r3
ldr r0, _021DD2BC ; =UNK04_02210504
mov r1, #0
str r1, [r0]
add sp, sp, #4
ldmfd sp!, {pc}
.align 2, 0
_021DD2BC: .word UNK04_02210504
_021DD2C0: .word UNK04_0220C618
arm_func_end MOD04_021DD26C
arm_func_start MOD04_021DD2C4
MOD04_021DD2C4: ; 0x021DD2C4
stmdb sp!, {r4, r5, lr}
sub sp, sp, #4
ldr r2, _021DD35C ; =UNK04_02210504
mov r5, r0
ldr r0, [r2]
mov r4, r1
cmp r0, #0
beq _021DD2FC
ldr r1, _021DD360 ; =0xFFFFA1DC
mov r0, #9
bl MOD04_021DD6B0
add sp, sp, #4
mov r0, #0
ldmia sp!, {r4, r5, pc}
_021DD2FC:
ldr r0, _021DD364 ; =UNK04_0220C628
ldr r1, _021DD368 ; =0x00001C1C
blx r5
ldr r1, _021DD35C ; =UNK04_02210504
cmp r0, #0
str r0, [r1]
bne _021DD330
ldr r1, _021DD360 ; =0xFFFFA1DC
mov r0, #9
bl MOD04_021DD6B0
add sp, sp, #4
mov r0, #0
ldmia sp!, {r4, r5, pc}
_021DD330:
ldr r2, _021DD368 ; =0x00001C1C
mov r1, #0
bl MI_CpuFill8
ldr r1, _021DD35C ; =UNK04_02210504
mov r0, #1
ldr r2, [r1]
str r5, [r2]
ldr r1, [r1]
str r4, [r1, #4]
add sp, sp, #4
ldmia sp!, {r4, r5, pc}
.align 2, 0
_021DD35C: .word UNK04_02210504
_021DD360: .word 0xFFFFA1DC
_021DD364: .word UNK04_0220C628
_021DD368: .word 0x00001C1C
arm_func_end MOD04_021DD2C4
.section .data
.global UNK04_0220C5A0
UNK04_0220C5A0: ; 0x0220C5A0
.asciz "Date"
.balign 4, 0
.global UNK04_0220C5A8
UNK04_0220C5A8: ; 0x0220C5A8
.asciz "httpresult"
.balign 4, 0
.global UNK04_0220C5B4
UNK04_0220C5B4: ; 0x0220C5B4
.asciz "returncd"
.balign 4, 0
.global UNK04_0220C5C0
UNK04_0220C5C0: ; 0x0220C5C0
.asciz "svchost"
.balign 4, 0
.global UNK04_0220C5C8
UNK04_0220C5C8: ; 0x0220C5C8
.asciz "servicetoken"
.balign 4, 0
.global UNK04_0220C5D8
UNK04_0220C5D8: ; 0x0220C5D8
.asciz "statusdata"
.balign 4, 0
.global UNK04_0220C5E4
UNK04_0220C5E4: ; 0x0220C5E4
.asciz "https://nas.nintendowifi.net/ac"
.balign 4, 0
.global UNK04_0220C604
UNK04_0220C604: ; 0x0220C604
.asciz "action"
.balign 4, 0
.global UNK04_0220C60C
UNK04_0220C60C: ; 0x0220C60C
.asciz "SVCLOC"
.balign 4, 0
.global UNK04_0220C614
UNK04_0220C614: ; 0x0220C614
.asciz "svc"
.balign 4, 0
.global UNK04_0220C618
UNK04_0220C618: ; 0x0220C618
.asciz "FREE intwork"
.balign 4, 0
.global UNK04_0220C628
UNK04_0220C628: ; 0x0220C628
.asciz "ALLOC intwork"
.balign 4, 0
.section .bss
.global UNK04_02210504
UNK04_02210504: ; 0x02210504
.space 0x4
|
